Communications: electrical – Land vehicle alarms or indicators – Internal alarm or indicator responsive to a condition of the...
Patent
1982-08-13
1988-11-08
Curtis, Marshall M.
Communications: electrical
Land vehicle alarms or indicators
Internal alarm or indicator responsive to a condition of the...
340750, 340725, 340799, G09G 116
Patent
active
047836490
ABSTRACT:
A VLSI graphics display image buffer which enables the graphics display system of Fuchs U.S. Pat. No. 4,590,465 to be economically realized. According to the present invention, the X and Y multiplier trees disclosed in Fuchs U.S. Pat. No. 4,590,465 can be combined into a single tree and connected to an IC memory grid of conventional design. Special memory chips of this design are then much like conventional RAM chips with only a small amount of additional logic circuitry. However, the standard grid of memory cells on such a chip is organized so that each row of memory cells corresponds to the different bits of the single pixel, whereas each column is the corresponding bit in every pixel. Each output of the X-Y multiplier tree is then available to the circuitry associated with a particular pixel and its row of memory cells. These VLSI chips can be organized so that the system can be implemented by a set of identical chips that need no special interconnection. All control and data input signals may be broadcasted to the chips by simulating on each chip the top parts of the X-Y multiplier tree. In other words, the simulated tree levels are loaded with the high order bits of the X and Y addresses of the screen area represented by the pixels of the particular chip.
REFERENCES:
patent: 3441789 (1969-04-01), Harrison, III
patent: 3454822 (1969-07-01), Harrison, III
patent: 3473160 (1969-10-01), Wahlstrom
patent: 3523289 (1970-08-01), Harrison, III
patent: 3585628 (1971-06-01), Harrison, III
patent: 3602702 (1971-08-01), Warnock
patent: 3603964 (1971-09-01), Harrison, III
patent: 3639736 (1972-02-01), Sutherland
patent: 3665408 (1972-05-01), Erdahl et al.
patent: 3684876 (1972-08-01), Sutherland
patent: 3700792 (1972-10-01), Harrison, III
patent: 3723803 (1973-03-01), Harrison, III
patent: 3772658 (1973-11-01), Sarlo
patent: 3775005 (1973-11-01), Szabo
patent: 3778810 (1973-12-01), Hayashi
patent: 3815095 (1974-06-01), Wester
patent: 3816726 (1974-06-01), Sutherland et al.
patent: 3889107 (1975-06-01), Sutherland
patent: 3942163 (1976-03-01), Goyal
patent: 3988728 (1976-10-01), Inoue et al.
patent: 4060713 (1977-11-01), Golay
patent: 4127849 (1978-11-01), Okor
patent: 4184206 (1980-01-01), Harano
patent: 4208719 (1980-06-01), Lotz et al.
patent: 4208810 (1980-06-01), Rohner et al.
patent: 4222076 (1980-06-01), Knowlton
patent: 4224600 (1980-09-01), Sellner
patent: 4225929 (1980-09-01), Ikeda
patent: 4231095 (1980-10-01), Cassagne
patent: 4261018 (1981-04-01), Knowlton
patent: 4590465 (1986-05-01), Fuchs
Weinberg, R.; "Parallel Processing Image Synthesis and Anti-Aliasing", Computer Graphics, vol. 15, No. 3, pp. 55-62 (1981).
Whitted, T.; "Hardware Enhanced 3-D Raster Display System", pp. 349-356, CMCCS/ACCHO (1981).
Clark, J.; "Structuring a VLSI System Architecture", Lambda, pp. 25-30, Second Quarter (1980).
Henry Fuchs, John Poulton, Alan Paeth, Alan Bell, "Developing Pixel-Planes, A Smart Memory-Based Raster Graphics System", Conference on Microelectronics and VLSI at MIT on Jan. 25, 1982.
Sutherland et al., "A Characterization of Ten-Hidden Surface Algorithms", Computer Surveys 6(1): Mar. 1, 1974.
Parke, F. I.; "Simulation and Expected Performance Analysis of Multiple Processor Z-Buffer Systems", Association for Computer Machinery, Publication No. 0-89791-021-4/80/0700-0048, pp. 46-56 (1980).
"Two's Complement Pipeline Multipliers", by R. F. Lyon, IEEE Transactions on Communications, vol. CO-M-24, Apr. 1976, pp. 418-425.
Chapter 22, Newman and R. F. Sproull, "Principals of Interactive Computer Graphics", 2nd ed., McGraw Hill 1979.
Chapter 8 of J. D. Foley and H. Vandam, "Fundamentals of Interactive Computer Graphics", Addison-Westley, 1982.
Fuchs Henry
Poulton John W.
Curtis Marshall M.
University of North Carolina
LandOfFree
VLSI graphics display image buffer using logic enhanced pixel me does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with VLSI graphics display image buffer using logic enhanced pixel me, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and VLSI graphics display image buffer using logic enhanced pixel me will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-465567