VLSI clocking system using both overlapping and non-overlapping

Details VLSI clocking system using both overlapping and non-overlapping VLSI clocking system using both overlapping and non-overlapping

1990-11-27

1992-06-23

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307262, 307480, 3072721, 328 62, 328 63, 328 72, 377 78, H03K 513, H03K 500, H03K 301, G11C 1900

Patent

active

051245728

ABSTRACT:
A clocking methodology for VLSI chips which uses global overlapping clocks plus locally or remotely generated non-overlapping clocks. Two overlapping clocks and two non-overlapping clocks are thus available in each block of a chip for use as timing edges. The global overlapping clocks are used where possible to provide timing advantages, while the non-overlapping clocks are used to eliminate race conditions as data propagates down a pipeline of transparent registers. Generally, one non-overlapping clock has an edge which must fall before a clock edge of the other non-overlapping clock rises and an edge which must rise after a clock edge of the other non-overlapping clock falls. These signals may be applied to adjacent stages to prevent race conditions; however, the "dead" time between the falling of one clock edge and the rising of the other clock edge has performance costs. Overlapping clocks are used whenever such race conditions can be avoided, as at the ends of the register pipeline, with the resultant performance improvement. The non-overlapping clock signals are preferably derived from the overlapping clock signals inside each block rather than globally so that it is easier to control the skew between phases of the non-overlapping clock signals. Such use of local non-overlapping clock generators in each block also reduces the amount of capacitive loading on the global overlapping clock network, thereby allowing faster edges and smaller skews on the global overlapping clock which further improves the performance of critical timing paths which use the global overlapping clock.

REFERENCES:
patent: 4595845 (1986-06-01), Briggs
patent: 4827157 (1989-05-01), Machida et al.
patent: 4922137 (1990-05-01), Small et al.
patent: 4970405 (1990-11-01), Hagiwara
patent: 4999526 (1991-03-01), Dudley

Affiliated with

Also associated with

Rating

VLSI clocking system using both overlapping and non-overlapping does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with VLSI clocking system using both overlapping and non-overlapping , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and VLSI clocking system using both overlapping and non-overlapping will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-934980