VLIW architecture and method for expanding a parcel

Details VLIW architecture and method for expanding a parcel VLIW architecture and method for expanding a parcel

1996-12-12

1999-03-30

Donaghue, Larry D.

395391, 395384, G06F 938, G06F 930

Patent

active

058900098

ABSTRACT:
A very long instruction word (VLIW) architecture and method provide for functionally expanding a parcel. The instruction register of the VLIW architecture is divided into a plurality of parcels, each of which has corresponding processing logic. The processing logic performs various functions based on the data within the corresponding parcel. A single parcel, however, can only specify a limited number of functions or include a limited amount of data for processing such that the level of optimization for a given VLIW may be impeded. The selector logic and processing logic, however, allow for data from a non-corresponding parcel to be selected and processed. In this manner, the functions and/or amount of data for processing in a single parcel can be expanded by using data from a non-corresponding parcel.

REFERENCES:
patent: 4766566 (1988-08-01), Chuang
patent: 5057837 (1991-10-01), Colwell et al.
patent: 5179680 (1993-01-01), Colwell et al.
patent: 5193158 (1993-03-01), Kinney et al.
patent: 5197135 (1993-03-01), Eickemeyer et al.
patent: 5307506 (1994-04-01), Colwell et al.
patent: 5333280 (1994-07-01), Ishikawa et al.
patent: 5371864 (1994-12-01), Chuang
patent: 5404469 (1995-04-01), Chung et al.
patent: 5408658 (1995-04-01), Rechtschaffen et al.
patent: 5412784 (1995-05-01), Rechtschaffen et al.
patent: 5438668 (1995-08-01), Coon et al.
patent: 5442760 (1995-08-01), Rustal et al.
patent: 5442762 (1995-08-01), Kato et al.
patent: 5625835 (1997-04-01), Eibcioglu et al.
IBM Technical Disclosure Bulletin, vol. 23, No. 10, Mar. 1991, pp. 4700-4701, entitled "Dynamic Microinstruction Word Width Expansion" by D M Jones.
K. Ebcioglu, "Some Design Ideas for a VLIW Architecture for Sequential Natured Software, " In Parallel Processing (Proceedings of IFIP WG 10.3 Working Conference on Parallel Processing). M. Cosnard et al (eds.). pp. 1-21, North Holland, 1988.
Abnous et al. "Special Features of a VLIW Architecture" IEEE 1991.
"Harp: A VLIW RISC Processor"; Findlay et al. IEEE 1991.
DeGlosia et al. "A Programmable Instr. Format Extension to VLIW Architecture " IEEE, 1992.
Labrousse et al. "Create--Life: A Module Design Approach for high Performous ASIC's" 1990.

Affiliated with

Also associated with

Rating

VLIW architecture and method for expanding a parcel does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with VLIW architecture and method for expanding a parcel, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and VLIW architecture and method for expanding a parcel will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1224004