Viterbi decoder circuit

Details Viterbi decoder circuit Viterbi decoder circuit

1997-06-06

1998-10-27

Gordon, Paul P.

Excavating

371 437, 371 435, 371 436, 375341, 375262, 704242, H01S 310

Patent

active

058286756

ABSTRACT:
A Viterbi decoder circuit for decoding an encoded data signal containing Viterbi branch metric information includes a configurable memory which is alternately configured to have four stages of memory in which the incoming data signal is stored and selectively read out based upon Viterbi trellis address information contained therein. While the present data of the incoming data signal is being stored in one memory stage, individual bits from selected bytes of previously stored incoming data are read out from a second memory stage and used to form the next address for the second memory stage and an address for a third memory stage from which further previously stored incoming data are read out and decoded to form the final Viterbi-decoded data. Starting from an arbitrarily selected initial address within the second memory stage, each bit which is read out contains address information corresponding to a Viterbi trellis address and determines the next address within the second memory stage from which the next bit is to be read.

REFERENCES:
patent: 4757506 (1988-07-01), Heihler
patent: 5428631 (1995-06-01), Zehavi
patent: 5469452 (1995-11-01), Zehavi

Affiliated with

Also associated with

Rating

Viterbi decoder circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Viterbi decoder circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Viterbi decoder circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1619890