Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2011-03-22
2011-03-22
Levin, Naum (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S102000, C716S121000, C703S014000
Reexamination Certificate
active
07913217
ABSTRACT:
Within a high level modeling system (HLMS), a method of visualizing a circuit design can include identifying the circuit design and reading hardware cost information for the circuit design. The method also can include presenting a graphical representation of the circuit design having at least one visual characteristic which can be varied according to the hardware cost information.
REFERENCES:
patent: 5526276 (1996-06-01), Cox et al.
patent: 5553002 (1996-09-01), Dangelo et al.
patent: 5555201 (1996-09-01), Dangelo et al.
patent: 5790882 (1998-08-01), Silver et al.
patent: 5838317 (1998-11-01), Bolnick et al.
patent: 6120549 (2000-09-01), Goslin et al.
patent: 6134516 (2000-10-01), Wang et al.
patent: 6145117 (2000-11-01), Eng
patent: 6185719 (2001-02-01), Sako
patent: 6275969 (2001-08-01), Lakshminarayana et al.
patent: 6408428 (2002-06-01), Schlansker et al.
patent: 6449761 (2002-09-01), Greidinger et al.
patent: 6477683 (2002-11-01), Killian et al.
patent: 6493858 (2002-12-01), Solomon
patent: 6687883 (2004-02-01), Cohn et al.
patent: 6738079 (2004-05-01), Kellerman et al.
patent: 6760888 (2004-07-01), Wang et al.
patent: 6810442 (2004-10-01), Lin et al.
patent: 6865526 (2005-03-01), Henkel et al.
patent: 6941359 (2005-09-01), Beaudoin et al.
patent: 7017043 (2006-03-01), Potkonjak
patent: 7020854 (2006-03-01), Killian et al.
patent: 7082592 (2006-07-01), Tharmalingam
patent: 7137081 (2006-11-01), Alpert et al.
patent: 7167817 (2007-01-01), Mosterman et al.
patent: 7168059 (2007-01-01), Bowyer et al.
patent: 7184919 (2007-02-01), Carbonell et al.
patent: 7240319 (2007-07-01), Bentley et al.
patent: 7260800 (2007-08-01), Koelbl et al.
patent: 7290224 (2007-10-01), Byrn et al.
patent: 7328195 (2008-02-01), Willis
patent: 7376922 (2008-05-01), Rushing et al.
patent: 7584441 (2009-09-01), Gidon et al.
patent: 2002/0186245 (2002-12-01), Chandhoke et al.
patent: 2003/0121010 (2003-06-01), Aubury
patent: 2003/0131325 (2003-07-01), Schubert et al.
patent: 2003/0208723 (2003-11-01), Killian et al.
patent: 2003/0229482 (2003-12-01), Cook et al.
patent: 2004/0250231 (2004-12-01), Killian et al.
patent: 2004/0261052 (2004-12-01), Perry et al.
patent: 2005/0071795 (2005-03-01), Rushing et al.
patent: 2005/0138589 (2005-06-01), Alpert et al.
patent: 2005/0268258 (2005-12-01), Decker
patent: 2006/0044307 (2006-03-01), Song
patent: 2006/0064669 (2006-03-01), Oglivie et al.
patent: 2006/0225003 (2006-10-01), Agogino et al.
patent: 2006/0230373 (2006-10-01), Dirks et al.
patent: 2006/0236300 (2006-10-01), Lajolo et al.
patent: 2006/0259878 (2006-11-01), Killian et al.
patent: 2007/0157138 (2007-07-01), Ciolfi et al.
patent: 2007/0203687 (2007-08-01), Durand et al.
U.S. Appl. No. 11/196,173, filed Aug. 3, 2005, Carreira et al.
Carreira Alexander
Vogenthaler Alexander R.
Cartier Lois D.
Cuenot Kevin T.
Levin Naum
Xilinx , Inc.
LandOfFree
Visualizing hardware cost in high level modeling systems does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Visualizing hardware cost in high level modeling systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Visualizing hardware cost in high level modeling systems will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2655037