Electrical pulse counters – pulse dividers – or shift registers: c – Starting – stopping – presetting or resetting the counter
Reexamination Certificate
2007-07-17
2010-02-16
Lam, Tuan (Department: 2816)
Electrical pulse counters, pulse dividers, or shift registers: c
Starting, stopping, presetting or resetting the counter
C377S028000, C377S118000
Reexamination Certificate
active
07664220
ABSTRACT:
An interlocked counter including a synchronous counter, a logic gate for judging end-value, a logic gate for amplifying an interlocking signal, at least one latch circuit for the interlocking signal, a logic gate for the interlocking signal, and a logic gate for an enable signal, wherein behavior of the synchronous counter is stopped when a count number arrived at an end value, by that the synchronous counter counts a number of pulses of a clock signal when the synchronous counter inputted an enable signal, the logic gate for judging end-value generates an interlocking signal when the count number outputted by a synchronous counter coincided with the end value, the logic gate for amplifying interlocking signal amplifies the interlocking signal in order to output to an external part, and the logic gate for enable signal generates the enable signal when the interlocking signal is not generated.
REFERENCES:
patent: 3671875 (1972-06-01), Pento
patent: 4707744 (1987-11-01), Kimata et al.
patent: 4805026 (1989-02-01), Oda
patent: 5274476 (1993-12-01), Lee
patent: 5444484 (1995-08-01), Yutani et al.
patent: 5454018 (1995-09-01), Hopkins
patent: 5577262 (1996-11-01), Pechanek et al.
patent: 5740463 (1998-04-01), Oshima et al.
patent: 6040810 (2000-03-01), Nishimura
patent: 6985182 (2006-01-01), Morinaka et al.
patent: 2001/0017566 (2001-08-01), Nakahara
patent: 2003/0080790 (2003-05-01), Tam et al.
patent: 42 25 388 (1994-02-01), None
patent: 1 014 683 (2000-06-01), None
patent: 1 113 388 (2001-07-01), None
patent: 1 258 595 (1971-12-01), None
patent: 1 454 781 (1976-11-01), None
patent: 63-174356 (1998-07-01), None
patent: 5-324954 (1998-10-01), None
patent: WO 99/00743 (1999-01-01), None
patent: WO 00/16259 (2000-03-01), None
M. Koyanagi et al., “Future System-On-Silicon LSI Chips”, IEEE Micro, 18:4, pp. 17-22, 1998.
A. Tojo, “Pattern Description with a Highly Parallel Information Processing System I”, Denkishikenjo Ihou, 31:8, pp. 18-34, 1967.
M.J.B. Duff, “CLIP-4: A Large Scale Integrated Circuit Array Parallel Processor”, Proc. 3rdIJCPR, pp. 728-733, 1976.
T. Komuro et al., “Vision Chip Architecture Using General-Purpose Processing Elements for 1ms Vision System”, Proc. 4thIEEE Int'l Workshop On Computer Architecture for Machine Perception (CAMP '97), pp. 276-279, 1987.
Y. Nakabo et al., “1ms Target Tracking System Using Massively Parallel Processing Vision”, J. Robot Soc. of Japan, 15:3, pp. 105-109, 1997.
K. Kyuma et al., “Artificial Retinas—Fast, Versatile Image Processing”, Nature, 372:6502, pp. 197 and 198, Nov. 1994.
Wunsch et al., “Real-Time Visual Tracking of 3-D Objects with Dynamic Handling of Occlusion”, vol. 4, Apr. 20, 1997, pp. 2868-2873.
Forsyth, et al., “Invariant Descriptors for 3-D Object Recognition and Pose”, vol. 13, No. 10, Oct. 1, 1991, pp. 971-991.
Du, et al., “Passive Component Inspection Using Machine Vision”, IEEE, Apr. 15, 1998, pp. 74-79.
Antonelli, Terry Stout & Kraus, LLP.
Ecchandes Inc.
Lam Tuan
LandOfFree
Visual device, interlocking counter, and image sensor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Visual device, interlocking counter, and image sensor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Visual device, interlocking counter, and image sensor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4166489