Boots – shoes – and leggings
Patent
1986-11-24
1989-05-02
Zache, Raulfe B.
Boots, shoes, and leggings
G06F 1516
Patent
active
048274038
ABSTRACT:
A virtual processor mechanism and specific techniques and instructions for utilizing such virtual processor mechanism within an SIMD computer having numerous processors, and each physical processor having dedicated memory associated therewith. Each physical processor is used to simulate multiple "virtual" processors, with each physical processor simulating the same number of virtual processors. The memory of each physical processor is divided into n regions of equal size, each such region being allocated to one virtual processor, where n is the number of virtual processors simulated by each physical processor. Whenever an instruction is processed, each physical processor is time-sliced among the virtual memory regions, performing the operation first as one virtual processor, then another, until the operation has been performed for all virtual processors. Physical processors are switched among the virtual processors in a completely regular, predictable, deterministic fashion. The virtual processor mechanism switches among virtual processors within instructions, so that at the completion of each instruction, it has been executed on behalf of all virtual processors. A number of instructions are shown for execution using these virtual processor techniques.
REFERENCES:
patent: 3573852 (1971-04-01), Watson et al.
patent: 4101960 (1978-07-01), Stokes et al.
patent: 4380046 (1983-04-01), Fung
patent: 4435758 (1984-03-01), Lorie et al.
patent: 4481580 (1984-11-01), Martin et al.
patent: 4523273 (1985-06-01), Adams, III et al.
patent: 4591981 (1986-05-01), Kassabov
patent: 4621339 (1986-11-01), Wagner et al.
IEEE Computer Society Workshop of Computer Architecture for Pattern Analysis and Image Database Management, 11/81, pp. 201-208.
Blelloch Guy
Drumbeller Michael
Hillis W. Daniel
Kahle Brewster
Lasser Clifford
Munteanu Florin
Thinking Machines Corporation
Zache Raulfe B.
LandOfFree
Virtual processor techniques in a SIMD multiprocessor array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Virtual processor techniques in a SIMD multiprocessor array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Virtual processor techniques in a SIMD multiprocessor array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-589952