Virtual memory addressing device

Details Virtual memory addressing device Virtual memory addressing device

1980-06-02

1983-03-08

Springborn, Harvey E.

Boots, shoes, and leggings

G06F 932

Patent

active

043762972

ABSTRACT:
A dynamic address translation unit for converting virtual or "logical" address values into real or "physical" address values. A translation Lookaside Buffer (TLB) stores physical addresses corresponding to a limited number of previously translated logical addresses. The available space in the TLB is divided into partitions, each of which stores address translation data for a particular user process. The TLB partition in current use is identified by the value stored in a user partition counter, which is also used to verify that certain process control information (stored in a stack memory location) associated with the partition matches the process control information for that user process which is currently in control of the central processing unit.

REFERENCES:
patent: 3693165 (1972-09-01), Reiley
patent: 3825904 (1974-07-01), Burk
patent: 3829840 (1974-08-01), Burk
patent: 3902164 (1974-08-01), Kelley
patent: 4053948 (1977-10-01), Hogan
patent: 4057848 (1977-11-01), Hayasai
patent: 4068303 (1978-01-01), Morita
patent: 4145738 (1979-03-01), Inoue

Affiliated with

Also associated with

Rating

Virtual memory addressing device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Virtual memory addressing device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Virtual memory addressing device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1735666