Virtual interconnections for reconfigurable logic systems

Details Virtual interconnections for reconfigurable logic systems Virtual interconnections for reconfigurable logic systems

1993-04-02

1997-01-21

Teska, Kevin J.

Boots, shoes, and leggings

364488, 364489, G06F 1750

Patent

active

055967426

ABSTRACT:
A compilation technique overcomes device pin limitations using virtual interconnections. Virtual interconnections overcome pin limitations by intelligently multiplexing each physical wire among multiple logical wires and pipelining these connections at the maximum clocking frequency. Virtual interconnections increase usable bandwidth and relax the absolute limits imposed on gate utilization in logic emulation systems employing Field Programmable Gate Arrays (FPGAs). A "softwire" compiler utilizes static routing and relies on minimal hardware support. The technique can be applied to any topology and FPGA device.

REFERENCES:
patent: 4495590 (1985-01-01), Mitchell, Jr.
patent: 4506341 (1985-03-01), Kalter et al.
patent: 4697241 (1987-09-01), Lavi
patent: 4901259 (1990-02-01), Watkins
patent: 5109353 (1992-04-01), Sample et al.
patent: 5283900 (1994-02-01), Frankel et al.
patent: 5442306 (1995-08-01), Woo
patent: 5444394 (1995-08-01), Watson et al.
patent: 5452231 (1995-09-01), Butts et al.
patent: 5473266 (1995-12-01), Ahanin et al.
patent: 5475830 (1995-12-01), Chen et al.
patent: 5483178 (1996-01-01), Costello et al.
patent: 5485103 (1996-01-01), Pedersen et al.
Khan et al., "FPGA Architectures for ASIC Hardware Emulators," 1993 ASIC Conference & Exhibit, pp. 336-340.
Walters, "Reprogrammable Hardware Emulation for ASICs Makes Thorough Design Verification Practical," Compcon Spring '90, pp. 484-486.
Deiss, Stephen, R., "Connectionism without the Connections," IEEE, (1994), pp. 1217-1221.
Dominguez-Castro, R., et al., "Architectures and Building Blocks for CMOS VLSI Analog Neural Programmable Optimizers," IEEE, (1992), pp. 1525-1528.
Fornaciari, William, et al., "An Automatic VLSI Implementation of Hopfield ANNs,", IEEE, (1995), pp. 499-502.
Bailey, Jim, et al., "Why VLSI Implementations of Associative VLCNs Require Connection Multiplexing," pp. II -173 -II -180.
Dally, "Virtual-Channel Flow Control" IEEE Transactions on Parallel and Distributed Systems, vol. 3, No. 2 (Mar. 1992) pp. 194-205.
Burskey, "Using Antifuse Programming For Gate-Arrayed Density and Flexibility, An FPGAs Family Also Delivers Masked-Array Performance. FPGas Mirror Masked Gate-Array Architecture" Electronic Design, (Nov. 21, 1991) pp. 63-70.
Kermani et al., "Virtual Cut-Through: A New Computer Communication Switching Technique", Computer Networks, vol. 3, (Oct. 1979) pp. 267-286.
Murgai et al., "Logic Synthesis for Programmable Gate Arrays" IEEE 27th ACM/IEEE Design Automation Conference, (1990) pp. 620-625.
Singh et al, "Optimization of Field-Programmable Gate Array Logic Block Architecture for Speed" IEEE 1991 Custom Integrated Circuits Conference (1991) pp. 6.1.1--6.1.6.
Witienberg, R. C., "Three Newcomers Stir Up Hardware Accelerator Market," no further information.
Bursky, D., "Fast simulator expands to mimic 4 million gates," Electronic Design, p. 23, (Dec. 1986).
Bertsekas, D., et al., Data Networks, pp. 8 -14, 91 -95 and 403 -405 (Prentice Hall 1987).
Rose, Jonathan, et al, "Architecture of Field-Programmable Gate Arrays: The Effect of logic Block Functionality on Area Efficiency," IEEE Journal of Solid State Circuits, No. 5, Oct. 1990, pp. 1217-1225.
Babb, Jonatha, et al., "Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators," Proceedings IEEE Workshop on FPGAs for Custom Computing Machines, Apr. 5, 1993, pp. 142-151.
Hey, Anthony, "Supercomputing with Transputers -Past, Present and Future," Computer Architecture News, vol. 18, No. 3, Sep. 1990, pp. 479-489.
Agrawal, Om, "Field Programmable Gate Arrays (FPGAs) Provide ASIC System Designers Control Of Their Design Destiny," Electro Conference Record, vol. 15, May 1990, pp. 353-361.
Van Den Bout, D. E., et al., "IEEE Design and Test of Computers," IEEE Computer Society, pp. 21-30, Sep. 1992.
XILINX: The Programmable Gate Array Design Handbook, 1986, pp. 1-9 to 1-14.
Wei, Yen-Chuen, et al., "Multiple-Level Partitioning: An Application to the Very Large-Scale Hardware Simulator," IEEE, 26(5) : 706-716, (May 1991).

Affiliated with

Also associated with

Rating

Virtual interconnections for reconfigurable logic systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Virtual interconnections for reconfigurable logic systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Virtual interconnections for reconfigurable logic systems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2332173