Virtual contiguous FIFO having the provision of packet-driven au

Details Virtual contiguous FIFO having the provision of packet-driven au Virtual contiguous FIFO having the provision of packet-driven au

1997-04-22

1999-10-05

Donaghue, Larry D.

Electrical computers and digital processing systems: processing

Byte-word rearranging, bit-field insertion or extraction,...

395500, G06F 1700

Patent

active

059616407

ABSTRACT:
An endian domain conversion circuit for converting data packets transmitted between two bus interfaces. The novel system advantageously eliminates any requirement for a large bit switch within the circuit's write data path. Instead, endian conversion intelligence is placed into the read data path. Double words (dwords) are individually received from an incoming data packet and bytes are parallel stored into the same byte location of several different first-in-first-out (FIFO) memories. In one example, the dwords are 32-bits each and the number FIFO memories used is four. An entire input data packet is received in this manner, incrementing the write address of the FIFO memories for each dword. Depending on the type of endian domain conversion required, if at all, endian conversion control circuitry of the present invention controls the manner in which the four exemplary FIFO memories are read (via a read pointer) and the manner which their data is supplied over the output bus to generate the output data. In one embodiment, a byte stream is generated over the output bus. Alternatively, dwords are sent over the output bus in proper endian domain format. Data descriptors located in a data packet header define the endian input domain format, the expected endian output domain format, the data packet size and the start address in system memory of the input data packet. The novel system is well suited to process arbitrarily sized data packets as well as data packets starting at arbitrary byte boundaries.

REFERENCES:
patent: 5351047 (1994-09-01), Behlen
patent: 5857083 (1999-01-01), Venkat
patent: 5867672 (1999-02-01), Wang et al.
patent: 5867675 (1999-02-01), Lomelino et al.
patent: 5867690 (1999-02-01), Lee et al.
patent: 5881259 (1999-03-01), Glass et al.
James; "Multiplexed Buses; The Endian Wars Continue"; IEEE Mirco, Jun. 1990 .

Affiliated with

Also associated with

Rating

Virtual contiguous FIFO having the provision of packet-driven au does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Virtual contiguous FIFO having the provision of packet-driven au, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Virtual contiguous FIFO having the provision of packet-driven au will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1165511