Virtual circuit connectivity verification insertion for...

Details Virtual circuit connectivity verification insertion for... Virtual circuit connectivity verification insertion for...

2008-07-23

2010-11-23

Ngo, Ricky (Department: 2464)

Multiplex communications

Data flow congestion prevention or control

Control of data admission to the network

C370S242000, C370S395520

Reexamination Certificate

active

07839784

ABSTRACT:
A method includes inserting a virtual circuit connectivity verification packet into aggregated traffic of m packets transmitted over multiple pseudowires in a network path, replying to the transmitted m packets with a virtual circuit connectivity verification packet with a packet loss indication when at least one packet loss is detected in an m packet group, and adjusting a rate of transmitting the aggregated m packets responsive to the packet loss indication. In the preferred embodiment the multiple pseudowires are one of constant bit rate and variable bit rate and the adjusting of the rate includes rate adjustment of variable bit rate pseudowires.

REFERENCES:
patent: 2006/0262772 (2006-11-01), Guichard et al.
patent: 2006/0285500 (2006-12-01), Booth et al.
patent: 2007/0206607 (2007-09-01), Chapman et al.
patent: 2008/0117819 (2008-05-01), Flott et al.

Affiliated with

Also associated with

Rating

Virtual circuit connectivity verification insertion for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Virtual circuit connectivity verification insertion for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Virtual circuit connectivity verification insertion for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4238554