Boots – shoes – and leggings
Patent
1989-10-24
1990-07-03
Eng, David Y.
Boots, shoes, and leggings
3642319, 3642568, 3642384, G06F 1516
Patent
active
049396420
ABSTRACT:
A single instruction multiple data parallel processor has a rectangular array of processing elements which is smaller than the array of data to be processed. The array of data to be processed is divided into a number of segments, each equal in size to the processing element array. Each processing element includes a memory for storing one or more data values corresponding to one data element in each of these segments of the data array. To execute an instruction on all the data, the processing elements execute the instruction on one segment of the data array at a time, repeating the process until all the data has been processed. To do this, a primary address controller generates a sequence of segment address values for each instruction to be executed. The processing elements along the periphery of the processing element array are called edge processing elements. An edge address controller generates edge address values corresponding to the segment addresses of the segments neighboring the segment currently being addressed by the primary address controller. Each processing element is coupled to its neighbors so that it can execute instructions which require access to neighboring data elements. To enable edge processing elements to access neighboring data elements, each edge processing element has special hardware for accessing data values stored in a memory location corresponding to one of the edge address values.
REFERENCES:
patent: 3308436 (1967-03-01), Burck et al.
patent: 3473160 (1969-10-01), Washlstrom
patent: 3979728 (1976-09-01), Reddaway
patent: 4270170 (1981-05-01), Reddaway
patent: 4380046 (1983-04-01), Frosch et al.
Blank, "A Parallel Bit Map Processor Architecture for DA Algorithms", 18th Design Automation Conference Proc., IEEE Computer Society and ACM, pp. 837-845, Jun. 1981.
Batcher, "Architecture of a Massively Parallel Processor", Proc. of the 7th Annual Symposium on Computer Architecture, IEEE, ACM, pp. 168-173, May 1980.
Unger, "A Computer Oriented Toward Spatial Problems", Proc. of the IRE, pp. 1744-1750, Oct. 1958.
Eng David Y.
The Board of Trustees of the Leland Stanford Jr. University
LandOfFree
Virtual bit map processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Virtual bit map processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Virtual bit map processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1895332