Boots – shoes – and leggings
Patent
1977-12-19
1980-12-23
Chapnick, Melvin B.
Boots, shoes, and leggings
G06F 932, G06F 1300, G11C 906
Patent
active
042414016
ABSTRACT:
Apparatus for use within a virtual memory data processing system offering a way of protecting data used at one interrupt level state from unauthorized use at another interrupt level state. A virtual memory data processing system permits a computer program to specify relative (or virtual) addresses rather than physical (or real) addresses. Most practical virtual memory data processing systems utilize a Virtual Address Translator (VAT), often called a Directory Look-Aside Table (DLAT). The VAT contains a plurality of internal conversion tables which perform virtual address to real address translation. A binary code, called the Interrupt Level Code (ILC), is appended to the virtual address of entries within the plurality of internal conversion tables within the VAT to permit the VAT to translate virtual addresses to real addresses only if the present Central Processing Unit (CPU) interrupt level state corresponds to the interrupt level state denoted by the ILC within the VAT. This prohibits the VAT from translating virtual addresses to real addresses at one interrupt level state based upon entries within the plurality of internal conversion tables entered to translate virtual addresses to real addresses at a different interrupt level state.
REFERENCES:
patent: 3675215 (1972-07-01), Arnold et al.
patent: 3761881 (1973-09-01), Anderson et al.
patent: 3761883 (1973-09-01), Alvarez et al.
patent: 3781808 (1973-12-01), Ahearn et al.
patent: 3825904 (1974-07-01), Burk et al.
patent: 3829840 (1974-08-01), Burk et al.
patent: 3839706 (1974-10-01), Borchsenius
patent: 3854126 (1974-12-01), Gray et al.
patent: 3866183 (1975-02-01), Lange
patent: 3902164 (1975-08-01), Kelley et al.
patent: 3909798 (1975-09-01), Wallach et al.
patent: 3938100 (1976-02-01), Steiner
patent: 4004278 (1977-01-01), Nagashima
patent: 4038645 (1977-07-01), Birney et al.
patent: 4053948 (1977-10-01), Hogan et al.
patent: 4084226 (1978-04-01), Anderson et al.
patent: 4087856 (1978-05-01), Attanasio
patent: 4093986 (1978-06-01), Bodner et al.
patent: 4096573 (1978-06-01), Heller et al.
De Ward Robert C.
Fedde Mickiel P.
Kaminski David G.
Chapnick Melvin B.
Grace Kenneth T.
Rooney John L.
Sperry Corporation
Truex Marshall M.
LandOfFree
Virtual address translator utilizing interrupt level code does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Virtual address translator utilizing interrupt level code, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Virtual address translator utilizing interrupt level code will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2245987