Virtual address translation hardware assist circuit and method

Details Virtual address translation hardware assist circuit and method Virtual address translation hardware assist circuit and method

1993-10-12

1995-12-26

Whitfield, Michael A.

Boots, shoes, and leggings

39542105, 395490, 364DIG1, G06F 1210, G06F 1214

Patent

active

054796288

ABSTRACT:
A method, and circuitry that operates in accordance with the method, for generating an entry for a translation buffer in a data processor that employs virtual memory addressing. The method includes the first steps of storing a Faulted Virtual Address in a first register (96) and a Zone Table Address (ZTA) in a second register (94). In response to the execution of a micro-instruction, a next step forms an address in memory of a Zone Table Entry (ZTE) by selectively combining a first portion of the content of the first register with the content of the second register, while simultaneously testing the ZTA for physical address mapping. In response to an execution of a next micro-instruction, a next step accesses the ZTE with the formed address, and forms an address in memory of a Segment Table Entry (STE) by selectively combining a second portion the content of the first register with a content of the ZTE, while simultaneously testing the ZTE for a Zone fault. In response to an execution of a next micro-instruction, a next step accesses the STE with the formed address, and forms an address in memory of a Page Table Entry (PTE) by selectively combining a third portion of the content of the first register with a content of the STE, while simultaneously testing the STE for a Zone fault. In response to an execution of a next micro-instruction, a next step accesses the PTE with the formed address and selectively combines the content of the STE with the content of the PTE and outputs the combination as the translation buffer entry, while simultaneously testing the PTE for a Page fault.

REFERENCES:
patent: 4096568 (1978-06-01), Bennett et al.
patent: 4128875 (1978-12-01), Thurber et al.
patent: 4410941 (1983-10-01), Barrow et al.
patent: 4638426 (1987-01-01), Change et al.
patent: 4654777 (1987-03-01), Nakamura
patent: 4680700 (1987-07-01), Hester et al.
patent: 4714993 (1987-12-01), Livingston et al.
patent: 5023777 (1991-06-01), Sawamoto
patent: 5265227 (1993-11-01), Kohn et al.
patent: 5287475 (1994-02-01), Sawamoto
Holden et al., 1987 IEEE International Conference on Computer Design: VLSI In Computers & Processors, `Integrated Memory Management for MC68030` Oct. 5, 1987, N.Y., pp. 586-589.

Affiliated with

Also associated with

Rating

Virtual address translation hardware assist circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Virtual address translation hardware assist circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Virtual address translation hardware assist circuit and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1376414