Virtual address to physical address translation using page table

Details Virtual address to physical address translation using page table Virtual address to physical address translation using page table

1991-12-10

1993-08-24

Shaw, Dale M.

G06F 1208

Patent

active

052396355

ABSTRACT:
A method for translating a virtual address into a physical address, in which page tables used in the translation process are referenced by virtual addresses. Typically, a translation mechanism includes a translation buffer that, given a virtual address, can sometimes provide the corresponding physical address. A translation-buffer miss is said to occur when the translation buffer is presented with an address for which it can not provide the translation. When such a miss occurs, the translation mechanism obtains the translation by reading the page tables. When the translation mechanism attempts to read the page tables from virtual memory, a second-order miss can occur. The difficulty of infinite recursion of misses is avoided by handling second-order misses differently from first-order misses. When a second-order miss occurs, the translation mechanism uses a prototype page table entry and the virtual address of the page table entry to produce a physical address without using the page tables. Since consecutive pages of the page table in virtual memory reside in consecutive page frames in physical memory, a virtual address in the page tables can be translated to a physical address by adding the page frame number from the prototype page table entry to the virtual page number in the virtual address. The prototype page table entry contains a page-frame number that is equal to the page-frame number of the first page of the page table minus the virtual-page number of the first page of the page table.

REFERENCES:
patent: 3829840 (1974-08-01), Burk et al.
patent: 4084230 (1978-04-01), Matick
patent: 4376297 (1983-03-01), Anderson et al.
patent: 4481573 (1984-11-01), Fukunaga et al.
patent: 4482952 (1984-11-01), Akagi
patent: 4587610 (1986-05-01), Rodman
patent: 4616311 (1986-10-01), Sato
patent: 4628451 (1986-12-01), Sawada et al.
patent: 4638426 (1987-01-01), Chang et al.
patent: 4731740 (1988-03-01), Eguchi
patent: 4774653 (1988-09-01), James
patent: 4774659 (1988-09-01), Smith et al.
patent: 4800489 (1989-01-01), Moyer et al.
patent: 4802084 (1989-01-01), Ikegaya et al.
patent: 4811206 (1989-03-01), Johnson
patent: 4812969 (1989-03-01), Takagi
patent: 4821171 (1989-04-01), Calamari
patent: 4849876 (1989-07-01), Ozawa et al.
patent: 4885680 (1989-12-01), Anthony et al.
patent: 4972338 (1990-11-01), Crawford et al.
patent: 4985828 (1991-01-01), Shimuzu et al.
patent: 5008811 (1991-04-01), Scalzi et al.
IBM Technical Disclosure Bulletin, "Segmented Virtual to Reel Translation Assist", vol. 27, No. 2, Jul. 1984.
B. Furht, et al., Computer, "A Survey of Microprocessor Architectures for Memory Management", vol. 20, No. 3, Mar. 1987.

Affiliated with

Also associated with

Rating

Virtual address to physical address translation using page table does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Virtual address to physical address translation using page table, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Virtual address to physical address translation using page table will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-835713