Television – Image signal processing circuitry specific to television – Special effects
Reexamination Certificate
2000-12-26
2004-03-30
Miller, John (Department: 2614)
Television
Image signal processing circuitry specific to television
Special effects
C348S448000, C348S589000, C348S598000, C348S659000, C345S546000, C345S547000, C345S629000, C345S660000
Reexamination Certificate
active
06714256
ABSTRACT:
BACKGROUND OF THE INVENTION
The invention relates to a video signal processing system, and in particular to a system for processing both video data and graphic data to provide a mixed output signal.
Video signal processing systems often include a filter unit that converts video pictures from a first format to a second format. For example, the first format may be coded in accordance with the digital studio standard of the International Telecommunications Union UIT-R (or of the Comite Consultatif International des Radiocommunications: CCIR) 601. An example of converting from a first format to a second format is the conversion from a PAL 16×9 picture format with 720 pixels per line (P/L) and 576 lines (L), into the National Television System Committee (NTSC) 16×9 picture format, with 480 pixels per line and 480 lines.
In addition, video signal processing systems often include a computing unit for mixing video and graphic pictures (e.g., layering and alpha-blending). The computing unit for mixing may weight different pictures by adjustable factors (i.e., alpha blending), so that transparent pictures can be displayed by combining and superposing the images (i.e., layering). For example, transparent buttons may be inserted while the original video picture continues to be visible in the background.
At this time, such systems exist only as individual components. A disadvantage of combining such systems is the amount of memory required to filter and mix video and graphic pictures.
Therefore, there is a need for a memory efficient video signal processing system capable of converting video signals from a first format to second format, and mixing several pictures.
SUMMARY OF THE INVENTION
Briefly, according to an aspect of the present invention, a video signal processing system for processing a video data V
IN
and graphic data D
&mgr;P
includes a filter unit, which receives the video data V
IN
. The filter unit filters the video data V
IN
to convert the video data V
IN
into video pictures formated with a different number of columns and/or lines, and provides a filtered video signal indicative thereof. The filter unit buffers individual pixels and/or lines in a first memory device. A second memory device receives and stores the graphic data D
&mgr;P
and the filtered video signal and provides stored signals indicative thereof. A third memory device is connected to the second memory, and stores data received from the second memory device. A mixing unit receives and mixes the stored graphic data and the stored filtered video data to provide a video output signal V
OUT
.
In one embodiment, the video signal processing system may be implemented with a programmable logic module (e.g., a FPCA) and additional memory units. For example, the first and third memories may be implemented as RAM external to the programmable logic module, while the second memory is located on the programmable logic module and configured as a cache to provide fast access. The remaining components of the video signal processing system may be located on the programmable logic module.
The graphic data may include bitmaps that are provided by a microprocessor. In this way, for example, transparent buttons may be inserted, while the original video picture associated with the video data continues to be visible in the background.
The system may also include a controller that controls the processing of the video and graphic signals, and specifically the programmable logic module and the memory components. The controller may be located within the programmable logic module. The controller may include a microprocessor, or receive instructions from an external microprocessor. The microprocessor may control parts of the program execution or the entire execution of the digital video signal processing program.
The video signal processing system preferably operates in real time.
In an alternative embodiment, the video signal processing system for processing a video data V
IN
and graphic data D
&mgr;P
, comprising a horizontal filter that receives the a video data V
IN
and converts the video data V
IN
into video pictures formatted with a different number of columns, and provides a horizontally filtered video signal indicative thereof, wherein the horizontal filter buffers individual pixels and/or lines in a first memory device. A second memory device receives and stores the graphic data D
&mgr;P
and the filtered video signal, and provides stored signals indicative thereof. A third memory device is connected to the second memory, and stores data received from the second memory device. A mixing and filtering unit receives the stored graphic data and the stored horizontally filtered video data, and vertically filters the stored horizontally filtered video data to convert the video data into video pictures with a different number of lines. The mixing and filtering unit provides a vertically filtered signal indicative thereof and mixes the stored graphic data with the vertically filtered video signal to provide a video output signal V
OUT
.
Significanlty, in this alternative embodiment, the vertical filter is no longer implemented at the input in the filter block, but at the output of the so-called layering block. This makes an additional filter block memory at the signal/video signal input unnecessary since the additional existing memory can be used at the same time.
In a preferred embodiment, the first memory is configured as a fast cache memory and the second memory as working memory in the form of a random access memory.
The system of the present invention may be used for an interlace progressive conversion. This is needed for future displays with higher resolution. In principle, the same saving applies there, mainly of a CPU, which is situated directly before the vertical filter of the first arrangement, and of an external memory. The memory saving in this case is even much greater, since the previous technique requires an additional half-picture memory for the corresponding signal processing. For example, in the case of the PAL standard, two lines must be interim stored in an external RAM. The second embodiment described herein may perform the interlace progressive version with the existing CPU and memory.
REFERENCES:
patent: 5469223 (1995-11-01), Kimura
patent: 5473382 (1995-12-01), Nohmi et al.
patent: 5517253 (1996-05-01), De Lange
patent: 5587742 (1996-12-01), Hau et al.
patent: 5912710 (1999-06-01), Fujimoto
patent: 6014125 (2000-01-01), Herbert
patent: 6023262 (2000-02-01), Eglit
patent: 6064437 (2000-05-01), Phan et al.
patent: 6064450 (2000-05-01), Canfield et al.
patent: 6256068 (2001-07-01), Takada et al.
patent: 6275267 (2001-08-01), Kobayashi
patent: 6411333 (2002-06-01), Auld et al.
patent: 6542196 (2003-04-01), Watkins
patent: 0 422 729 (1991-04-01), None
patent: 0 651 571 (1995-05-01), None
patent: WO 97/04401 (1997-02-01), None
Peter H. N. de With et al. “A Video Display Processing Platform for Future TV Concepts,”IEEE Transactions on Consumer Electronics, vol. 45, No. 4, Nov. 1999, pp. 1230-1240.
Egbert G. T. Jaspers et al. “Chip-Set for Video Display of Multimedia Information,”IEEE Transactions on Consumer Electronics, vol. 45, No. 3, Aug. 1999, pp. 706-715.
Broghammer Bernd
Buehler Karl
Huber Guenther
Maier Michael
Mauthe Gerd
Gauthier & Connors LLP
Harman / Becker Automotive Systems GmbH
Miller John
Yenke Brian P.
LandOfFree
Video signal processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Video signal processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Video signal processing system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3219457