Video signal clamping arrangement located downstream of a multip

Details Video signal clamping arrangement located downstream of a multip Video signal clamping arrangement located downstream of a multip

1995-01-30

1996-06-25

Kostak, Victor R.

Television

Image signal processing circuitry specific to television

Dc insertion

348450, H04N 972, H04N 1120

Patent

active

055304877

ABSTRACT:
Video components U and V are applied to an input of a multiplexer. An output signal of the multiplexer is clamped using a clamper that is common for each of the video signal components. An input of the multiplexer is located upstream of the clamper. The clamped signal is processed through an analog-to-digital converter and applied to a line memory for providing video line doubling.

REFERENCES:
patent: 4750051 (1988-06-01), Kaneko et al.
patent: 5084700 (1992-01-01), Christopher
patent: 5325187 (1994-06-01), Kubo et al.
patent: 5345279 (1994-09-01), Takaiwa et al.
patent: 5371552 (1994-12-01), Brummette et al.
patent: 5410357 (1995-04-01), Rieger et al.
patent: 5424774 (1995-06-01), Takayama et al.

Affiliated with

Also associated with

Rating

Video signal clamping arrangement located downstream of a multip does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Video signal clamping arrangement located downstream of a multip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Video signal clamping arrangement located downstream of a multip will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2193102