Facsimile and static presentation processing – Static presentation processing – Attribute control
Patent
1991-10-03
1993-05-18
Chin, Tommy P.
Facsimile and static presentation processing
Static presentation processing
Attribute control
358 31, 358 39, 358 40, H04N 977, H04N 978
Patent
active
052125432
ABSTRACT:
A television receiver includes a frequency multiplexed video processor which processes chrominance and luminance signals in response to synchronously detected composite video information. The composite video signal is separated into a plurality of frequency spectra which are individually processed utilizing digital electronic circuitry to achieve high performance and cost effectiveness. A comb filter is operative within one of the processors to provide separation of the luminance and chrominance information within the chrominance signal bandpass to maintain high frequency luminance signal components. A separate processor and bandpass filter are operative to provide separate control of the luminance peaking within the system. Conventional luminance and chrominance processing converts the output signals of the multiplexed processor to RGB video signals which are applied to a conventional cathode ray tube display having a conventional deflection system associated therewith.
REFERENCES:
patent: 4470069 (1984-09-01), Lewis, Jr.
patent: 5045929 (1991-09-01), Rabii
Chin Tommy P.
Zenith Electronics Corporation
LandOfFree
Video processor having reduced capacity luminance delay circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Video processor having reduced capacity luminance delay circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Video processor having reduced capacity luminance delay circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-807604