Computer graphics processing and selective visual display system – Computer graphic processing system – Plural graphics processors
Reexamination Certificate
2009-04-27
2010-10-26
Wu, Xiao M (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphic processing system
Plural graphics processors
C345S502000, C345S503000, C345S505000, C345S506000, C712S031000, C712S032000
Reexamination Certificate
active
07821517
ABSTRACT:
One embodiment of a video processor includes a first media processing device coupled to a first memory and a second media processing device coupled to a second memory. The second media processing device is coupled to the first media processing device via a scalable bus. A software driver configures the media processing devices to provide video processing functionality. The scalable bus carries video data processed by the second media processing device to the first media processing device where the data is combined with video data processed by the first media processing device to produce a processed video frame. The first media processing device transmits the combined video data to a display device. Each media processing device is configured to process separate portions of the video data, thereby enabling the video processor to process video data more quickly than a single-GPU video processor.
REFERENCES:
patent: 5860086 (1999-01-01), Crump et al.
patent: 6359624 (2002-03-01), Kunimatsu
patent: 6473087 (2002-10-01), Tsang
patent: 6624816 (2003-09-01), Jones, Jr.
patent: 6789154 (2004-09-01), Lee et al.
patent: 7289125 (2007-10-01), Diard et al.
patent: 7337205 (2008-02-01), Sazegari
patent: 7525548 (2009-04-01), Azar et al.
patent: 7533382 (2009-05-01), Karim
patent: 7587437 (2009-09-01), Orii
patent: 7617494 (2009-11-01), Rovati et al.
patent: 7624107 (2009-11-01), Le Grand
patent: 2002/0101930 (2002-08-01), Wang et al.
patent: 2002/0118201 (2002-08-01), Mukherjee et al.
patent: 2005/0190190 (2005-09-01), Diard et al.
patent: 0 584 982 (1994-03-01), None
patent: 0627700 (1994-12-01), None
patent: 2000312308 (2000-11-01), None
patent: 2001343927 (2001-12-01), None
David V. James. “Scalable I/O Architecture for Buses”, Apple Computer. Feb. 27-Mar. 3, 1989. IEEE Comp. Soc. Press, US, vol. CONF. 34, Feb. 27, 1989. pp. 539-544.
Colaitis, et al. “The Implementation on P3I, a Parallel Architecture for Video Real-Time Processing: A Case Study”, Proceedings of the IEEE. New York, US. vol. 84, No. 7, Jul. 1996.
Hermann Schomberg. “A Transputer-Based Shuffle-Shift Machine for Image Processing and Reconstruction”, Proceedings of the International Conference on Pattern Recognition. Atlantic City, Jun. 16-21, 1990. Jun. 16, 1990. pp. 445-450.
Translated Chinese Office Action in Chinese Application No. 200710080282.0, dated Jan. 12, 2009.
Sommefeldt, Ryszard. “NVIDIA's SLI—An Introduction,” Nov. 22, 2004, retrieved from http://www.hexus.net/content/item.php?item=916&page=1.
European Examination Report, EP App. No. 06 022 906.9-2202, Jul. 1, 2009.
Office Action. U.S. Appl. No. 11/358,611. Dated Jul. 22, 2009.
Final Office Action, U.S. Appl. No. 11/358,611 dtd. Jan. 11, 2010.
English Translation of JP 2000-312308.
English Translation of JP 2001-343927.
Azar Hassane S.
Diard Franck R.
Ma Tize
NVIDIA Corporation
Patterson & Sheridan LLP
Wu Xiao M
LandOfFree
Video processing with multiple graphical processing units does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Video processing with multiple graphical processing units, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Video processing with multiple graphical processing units will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4176303