Video display control circuit arrangement

Details Video display control circuit arrangement Video display control circuit arrangement

1985-11-26

1988-09-06

Brigance, Gerald L.

Communications: electrical

Land vehicle alarms or indicators

Internal alarm or indicator responsive to a condition of the...

340724, 340748, 340750, G09G 116

Patent

active

047696370

ABSTRACT:
The present circuit arrangement is principally directed to scrolling of a region or regions on a video display and includes a bit map memory, at least one address generation and control signal circuitry chip, one or more data signal path circuitry chips, timing circuitry and logic circuitry interconnecting the foregoing various sections of circuitry. The present arrangement functions to refresh, scroll and update during each horizontal scan, in response to a plurality of timing cycles, with every other cycle being a refresh cycle and the intervening cycles being either scroll or update cycles. During a refresh cycle there is a burst of signals read from memory and transmitted to a shift register feeding the video screen to effect refreshing a section of the screen. At the same time those signals are used to refresh the memory. During the alternate cycles (between refresh cycles) there may be a burst of signals from the signal path circuitry chip to write information into the bit map memory at some new address to effect scrolling. Instead of performing scrolling in the alternate cycles, information may be erased from a region. In the alternative there may be a burst of signals from an information source transmitted to the bit map memory to effect updating (i.e. writing new data information into the memory). The foregoing arrangement permits the entire bit map memory to be rewritten during the period required for one vertical scan of the video display device which in turn enables the system to provide rapid smooth scrolling and continued sequential addressing of the memory.

REFERENCES:
patent: 4196430 (1980-04-01), Denko
patent: 4412294 (1983-10-01), Watts et al.
patent: 4437093 (1984-03-01), Bradley
patent: 4602251 (1986-07-01), Sawada et al.
patent: 4611202 (1986-09-01), DiNitto et al.
patent: 4642794 (1987-02-01), Lavelle et al.
patent: 4649379 (1987-03-01), Canton et al.

Affiliated with

Also associated with

Rating

Video display control circuit arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Video display control circuit arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Video display control circuit arrangement will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1608761