Image analysis – Image transformation or preprocessing
Patent
1997-08-08
1998-08-04
Couso, Jose L.
Image analysis
Image transformation or preprocessing
G06K 936
Patent
active
057907129
ABSTRACT:
A vision processor includes a control section, a motion estimation section, and a discrete cosine transform ("DCT") section. The motion estimation section includes two memories, an image memory with two read ports and a write port, and a search memory with two read ports and a write port. The DCT section includes a DCT memory configurable as a two read, two write port memory and as a four read, four write port memory. The ports of these memories are selectively applied to various elements in the motion estimation path and the DCT path. In motion vector searching, the ALU performs averaging and difference operations on pixels in the frame and search memories. Data from the search memory is shifted for certain operations, before arithmetic operations in the ALU are performed. In DCT operations, transposition is done on word data read from the DCT memory in a shifter/transposer, which is shared with the motion estimation section, and the results written back to the DCT memory through the ALU operating in pass through mode. Multiply-accumulate operations are done in a multiplier-accumulator, which reads and writes-back to the DCT memory. Data transfers from the frame and search memories to the DCT memory may be performed in parallel with multiply-accumulate operations.
REFERENCES:
patent: 4288782 (1981-09-01), Bader et al.
patent: 4472788 (1984-09-01), Yamazaki
patent: 4495598 (1985-01-01), Vahlstrom et al.
patent: 4703350 (1987-10-01), Hinman
patent: 4752905 (1988-06-01), Nakagawa et al.
patent: 4791677 (1988-12-01), Mori et al.
patent: 4805227 (1989-02-01), Wehner
patent: 4811268 (1989-03-01), Nishitani et al.
patent: 4825287 (1989-04-01), Baji et al.
patent: 4894794 (1990-01-01), Shenk
patent: 4951244 (1990-08-01), Meyer
patent: 4953115 (1990-08-01), Kanoh
patent: 5091782 (1992-02-01), Krause et al.
patent: 5117287 (1992-05-01), Koike et al.
patent: 5136662 (1992-08-01), Maruyama et al.
patent: 5150322 (1992-09-01), Smith et al.
patent: 5150430 (1992-09-01), Chu
patent: 5163100 (1992-11-01), Mathieu et al.
patent: 5179531 (1993-01-01), Yamaki
patent: 5181183 (1993-01-01), Miyazaki
patent: 5189526 (1993-02-01), Sasson
patent: 5196946 (1993-03-01), Balkanski et al.
patent: 5212742 (1993-05-01), Normile et al.
patent: 5267334 (1993-11-01), Normile et al.
patent: 5379356 (1995-01-01), Purcell et al.
E.D.N. Electrical Design News, vol. 32, No. 12, 11 Jun. 1987, Newton, Massachusetts, pp. 115-126, Titus "CHIPS".
IEEE Communications Magazine, Andria Wong, et al., "MCPIC: A Video Coding Algorithm For Transmission And Storage Applications", Nov. 1990, pp. 24-32.
Electronic Engineering, London, GB, "SGS-Thompson 14GOP/S Motion Estimator", Jan. 1991, vol. 63, No. 769, p. 11.
Fandrianto Jan
Martin Bryan R.
Rainnie Hedley K. J.
Sutardja Sehat
Wang Chi Shin
8.times.8 Inc.
Couso Jose L.
MacPherson Alan H.
LandOfFree
Video compression/decompression processing and processors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Video compression/decompression processing and processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Video compression/decompression processing and processors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1187183