Computer graphics processing and selective visual display system – Computer graphic processing system – Plural graphics processors
Reexamination Certificate
2000-08-18
2003-10-21
Bella, Matthew C. (Department: 2676)
Computer graphics processing and selective visual display system
Computer graphic processing system
Plural graphics processors
C502S506000, C348S705000, C348S715000, C348S721000, C348S571000, C348S461000, C382S235000, C375S240130, C375S240250
Reexamination Certificate
active
06636222
ABSTRACT:
The present application contains subject matter related to the subject matter disclosed in U.S. patent application Ser. No. 09/641,374 entitled “Video, Audio and Graphics Decode, Composite and Display System,” U.S. patent application Ser. No. 09/643,223 entitled “Video and Graphics System with MPEG Specific Data Transfer Commands,” U.S. patent application Ser. No. 09/640,870 entitled “Video and Graphics System with Video Scaling,” U.S. patent application Ser. No. 09/640,869, now issued as U.S. Pat. No. 6,538,656 on Mar. 25, 2003 entitled “Video and Graphics System with a Data Transport Processor,” U.S. patent application Ser. No. 09/641,930 entitled “Video and Graphics System with a Video Transport Processor,” U.S. patent application Ser. No. 09/641,935, now issued as U.S. Pat. No. 6,573,905 on Jun. 3, 2003 entitled “Video and Graphics System with Parallel Processing of Graphics Windows,” U.S. patent application Ser. No. 09/642,510 entitled “Video and Graphics System with a Single-Port RAM,” and U.S. patent application Ser. No. 09/642,458 entitled “Video and Graphics System with an Integrated System Bridge Controller,” all filed Aug. 18, 2000.
FIELD OF THE INVENTION
The present invention relates generally to integrated circuits, and more particularly to an integrated circuit system for processing and displaying video and graphics.
BACKGROUND OF THE INVENTION
Video and graphics systems are typically used in television control electronics, such as set top boxes, integrated digital TVs, and home network computers. Video and graphics systems typically include a display engine that may perform display functions. Video and graphics systems may include a video decoder for decoding compressed video data such as MPEG video data. The compressed video data typically are decoded serially, making it difficult sometimes to decode the compressed video data within the allotted number of clock cycles.
This application includes references to both graphics and video, which reflects in certain ways the structure of the hardware itself. This split does not, however, imply the existence of any fundamental difference between graphics and video, and in fact much of the functionality is common to both. Graphics as used herein may include graphics, text and video.
SUMMARY OF THE INVENTION
In one embodiment of the present invention, a video decoding system having one or more row decoding engines decodes video data, which is organized into a number of groups. One or more row decoding engines concurrently decode two or more groups of video data. The row decoding engines may be integrated on an integrated circuit chip. Each row decoding engine may concurrently decode at least two groups of video data. The row decoding engines may have a pipelined architecture for concurrently decoding multiple groups of video data.
Another embodiment of the present invention is a method of decoding video data. A video decoder receives multiple groups of video data and concurrently decodes two or more groups of video data. The video data may include MPEG-2 video data organized into SLICEs. When concurrently decoding two or more groups of video data, the video decoder may decode a first portion of a first macroblock while concurrently decoding a second portion of a second macroblock.
Yet another embodiment of the present invention is a video and graphics system having a transport processor for receiving one or more compressed data streams and for extracting video data, a video decoder including one or more row decoding engines for decoding the video data to generate decoded video data, and a video compositor for blending the decoded video data with graphics. The video data is organized into rows, and the one or more row decoding engines concurrently decode two or more rows of video data. The video and graphics system may be implemented on an integrated circuit chip. The video data may include SDTV video data as well as HDTV video data.
REFERENCES:
patent: 4020332 (1977-04-01), Crochiere et al.
patent: 4367466 (1983-01-01), Takeda et al.
patent: 4532547 (1985-07-01), Bennett
patent: 4679040 (1987-07-01), Yan
patent: 4688033 (1987-08-01), Carini et al.
patent: 4959718 (1990-09-01), Bennett
patent: 5043714 (1991-08-01), Perlman
patent: 5097257 (1992-03-01), Clough et al.
patent: 5142273 (1992-08-01), Wobermin
patent: 5148417 (1992-09-01), Wong et al.
patent: 5155816 (1992-10-01), Kohn
patent: 5258747 (1993-11-01), Oda et al.
patent: 5262854 (1993-11-01), Ng
patent: 5307177 (1994-04-01), Shibata et al.
patent: 5371877 (1994-12-01), Drako et al.
patent: 5384912 (1995-01-01), Ogrinc et al.
patent: 5396567 (1995-03-01), Jass
patent: 5398211 (1995-03-01), Willenz et al.
patent: 5418535 (1995-05-01), Masucci et al.
patent: 5422858 (1995-06-01), Mizukami et al.
patent: 5432769 (1995-07-01), Honjo
patent: 5432900 (1995-07-01), Rhodes et al.
patent: 5434683 (1995-07-01), Sekine et al.
patent: 5434957 (1995-07-01), Moller
patent: 5467144 (1995-11-01), Saeger et al.
patent: 5469223 (1995-11-01), Kimura
patent: 5471411 (1995-11-01), Adams et al.
patent: 5488385 (1996-01-01), Singhal et al.
patent: 5515077 (1996-05-01), Tateyama
patent: 5526054 (1996-06-01), Greenfield et al.
patent: 5533182 (1996-07-01), Bates et al.
patent: 5546103 (1996-08-01), Rhodes et al.
patent: 5550594 (1996-08-01), Cooper et al.
patent: 5570296 (1996-10-01), Heyl et al.
patent: 5577187 (1996-11-01), Mariani
patent: 5592601 (1997-01-01), Kelley et al.
patent: 5598525 (1997-01-01), Nally et al.
patent: 5600364 (1997-02-01), Hendricks et al.
patent: 5604514 (1997-02-01), Hancock
patent: 5610983 (1997-03-01), Stewart
patent: 5614952 (1997-03-01), Boyce et al.
patent: 5615376 (1997-03-01), Ranganathan
patent: 5619270 (1997-04-01), Demmer
patent: 5619337 (1997-04-01), Naimpally
patent: 5621478 (1997-04-01), Demmer
patent: 5621869 (1997-04-01), Drews
patent: 5621906 (1997-04-01), O'Neill et al.
patent: 5623311 (1997-04-01), Phillips et al.
patent: 5625611 (1997-04-01), Yokota et al.
patent: 5635985 (1997-06-01), Boyce et al.
patent: 5638499 (1997-06-01), O'Connor et al.
patent: 5638501 (1997-06-01), Gough et al.
patent: 5640543 (1997-06-01), Farrell et al.
patent: 5664162 (1997-09-01), Dye
patent: 5694143 (1997-12-01), Fielder et al.
patent: 5696527 (1997-12-01), King et al.
patent: 5706482 (1998-01-01), Matsushima et al.
patent: 5708764 (1998-01-01), Borrel et al.
patent: 5719593 (1998-02-01), De Lange
patent: 5742779 (1998-04-01), Steele et al.
patent: 5745095 (1998-04-01), Parchem et al.
patent: 5751979 (1998-05-01), McCrory
patent: 5758177 (1998-05-01), Gulick et al.
patent: 5761516 (1998-06-01), Rostoker et al.
patent: 5764238 (1998-06-01), Lum et al.
patent: 5790136 (1998-08-01), Hoffert et al.
patent: 5790795 (1998-08-01), Hough
patent: 5790842 (1998-08-01), Charles et al.
patent: 5793384 (1998-08-01), Okitsu
patent: 5793445 (1998-08-01), Lum et al.
patent: 5802579 (1998-09-01), Crary
patent: 5815137 (1998-09-01), Weatherford et al.
patent: 5828383 (1998-10-01), May et al.
patent: 5831615 (1998-11-01), Drews et al.
patent: 5844608 (1998-12-01), Yu et al.
patent: 5854761 (1998-12-01), Patel et al.
patent: 5864345 (1999-01-01), Wickstrom et al.
patent: 5867166 (1999-02-01), Myhrvold et al.
patent: 5874967 (1999-02-01), West et al.
patent: 5889949 (1999-03-01), Charles
patent: 5894300 (1999-04-01), Takizawa
patent: 5896136 (1999-04-01), Augustine et al.
patent: 5903281 (1999-05-01), Chen et al.
patent: 5907295 (1999-05-01), Lin
patent: 5907635 (1999-05-01), Numata
patent: 5914725 (1999-06-01), MacInnis et al.
patent: 5914728 (1999-06-01), Yamagishi et al.
patent: 5920572 (1999-07-01), Washington et al.
patent: 5923316 (1999-07-01), Kitamura et al.
patent: 5923385 (1999-07-01), Mills et al.
patent: 5926647 (1999-07-01), Adams et al.
patent: 5940089 (1999-08-01), Dilliplane et al.
patent: 5948082 (1999-09-01), Ichikawa
patent: 5949432 (1999-09-01), Gough et al.
patent: 5949439 (1999-09-01), Ben-Yoseph et al.
patent: 5951664 (1999-09-01), Lambrecht et al.
patent: 5953691 (1999-09-01), Mills
patent: 5956041 (1999-09-01), Koyamada et al.
patent: 5959626 (1999-
Bhatia Sandeep
Valmiki Ramanujan K.
Bella Matthew C.
Broadcom Corporation
Christie Parker & Hale LLP
Sajous Wesner
LandOfFree
Video and graphics system with an MPEG video decoder for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Video and graphics system with an MPEG video decoder for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Video and graphics system with an MPEG video decoder for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3131877