Semiconductor device manufacturing: process – Making device array and selectively interconnecting
Reexamination Certificate
2005-04-01
2008-11-11
Chen, Jack (Department: 2893)
Semiconductor device manufacturing: process
Making device array and selectively interconnecting
Reexamination Certificate
active
07449371
ABSTRACT:
A semiconductor device having a plurality of layers and a plurality of circuit elements arranged in tiles. At least one of the plurality of layers in the semiconductor device may be a via layer configured to determine the connections of the plurality of circuit elements. The semiconductor device may include an interconnection quilt having a plurality of metal layers disposed to interconnect the plurality of circuit elements. The plurality of circuit elements may be analog circuit element and/or digital circuit elements. The tiles may be analog tiles and digital tiles that form a mixed signal structured array.
REFERENCES:
patent: 4641108 (1987-02-01), Gill, Jr.
patent: 4734654 (1988-03-01), Fernandez
patent: 4760349 (1988-07-01), Park et al.
patent: 4852015 (1989-07-01), Doyle, Jr.
patent: 5317919 (1994-06-01), Awtrey
patent: 5367430 (1994-11-01), DeVoe et al.
patent: 5404265 (1995-04-01), Moresco et al.
patent: 5459634 (1995-10-01), Nelson et al.
patent: 5517040 (1996-05-01), Hedman et al.
patent: 5590016 (1996-12-01), Fujishiro et al.
patent: 5821776 (1998-10-01), McGowan et al.
patent: 5883423 (1999-03-01), Patwa et al.
patent: 6166403 (2000-12-01), Castagnetti et al.
patent: 6278148 (2001-08-01), Watanabe et al.
patent: 6411494 (2002-06-01), Watt
patent: 6448114 (2002-09-01), An et al.
patent: 6467074 (2002-10-01), Katsioulas et al.
patent: 6476695 (2002-11-01), Nakamichi
patent: 6580289 (2003-06-01), Cox
patent: 6588005 (2003-07-01), Kobayashi et al.
patent: 6614645 (2003-09-01), Sakurai et al.
patent: 6646323 (2003-11-01), Dirnecker et al.
patent: 6646860 (2003-11-01), Takaramoto et al.
patent: 6982454 (2006-01-01), Giuroiu et al.
patent: 7239194 (2007-07-01), Azrai et al.
patent: 2002/0085334 (2002-07-01), Figueroa et al.
patent: 2002/0186045 (2002-12-01), Cox
patent: 2004/0004241 (2004-01-01), Aton
patent: 2004/0129966 (2004-07-01), Giuroiu et al.
patent: 0 491 597 (1992-06-01), None
patent: 0 499 383 (1992-08-01), None
Triad Semiconductor, Inc.,International Application Ser. No. PCT/US2005/005836, “International Search Report”, Aug. 1, 2005.
Triad Semiconductor, Inc,International Application Ser. No. PCT/US2005/005836, “Written Opinion”, Aug. 1, 2005.
Triad Semiconductor, Inc.,International Application Ser. No. PCT/US2005/011361, “International Search Report”, Aug. 5, 2005.
Triad Semiconductor, Inc.,International Application Ser. No. PCT/US2005/011361, “Written Opinion”, Aug. 5, 2005.
Triad Semiconductor, Inc., “International Preliminary Report on Patentability,” Jul. 6, 2006.
Triad Semiconductor, Inc., “International Preliminary Examination Report,” Jul. 14, 2006.
Cox William D
Ihme David
Kemerling James C.
Chen Jack
Harrison Monica D
Triad Semiconductor
Viasic, Inc.
Womble Carlyle
LandOfFree
VIA configurable architecture for customization of analog... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with VIA configurable architecture for customization of analog..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and VIA configurable architecture for customization of analog... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4022283