Boots – shoes – and leggings
Patent
1984-10-10
1987-04-07
Gruber, Felix D.
Boots, shoes, and leggings
364200, G06F 100, G06F 1300, G06F 1560
Patent
active
046565922
ABSTRACT:
A very large scale integrated circuit comprises a number of function blocks which are synchronized by relevant clock signals. Each function block forms an isochronous region so that the delay times of the signals within the relevant function block can be negligibly small with respect to the gate delay times. Each function block is paired with at least one other function block in that the pair is connected by an information connection and by at least two synchronization handshake lines for transporting synchronization signals dispatched by each function block of the pair to the other function block of the pair so that an asynchronous information transport is obtained. One or more of the function blocks comprises an information connection to the environment. As a result of this set-up, the circuit can also be tested and designed per function block.
REFERENCES:
patent: 3896418 (1975-04-01), Brown
patent: 3919695 (1975-11-01), Gooding
patent: 4065809 (1977-12-01), Matsumoto
patent: 4130865 (1978-12-01), Heart et al.
patent: 4174514 (1979-11-01), Sternberg
patent: 4191996 (1980-03-01), Chesley
patent: 4251861 (1981-02-01), Mago
patent: 4270169 (1981-05-01), Hunt et al.
patent: 4270170 (1981-05-01), Reddaway
patent: 4366535 (1982-12-01), Cedolin et al.
patent: 4397021 (1983-08-01), Lloyd et al.
patent: 4402045 (1983-08-01), Krol
patent: 4445171 (1984-04-01), Neches
patent: 4466063 (1984-08-01), Segarra et al.
patent: 4468727 (1984-08-01), Carrison et al.
patent: 4471483 (1984-09-01), Chamberlain
patent: 4484292 (1984-11-01), Hong et al.
patent: 4489397 (1984-12-01), Lee
patent: 4517659 (1985-05-01), Chamberlain
Trimberger, Stephen, "Automating Chip Layout," IEEE Spectrum, Jun. 1982, vol. 19, No. 6, pp. 38-45.
Daniel et al., "CAD Systems for IC Design", IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems, Jan. 1982, vol. CAD-1, No. 1, pp. 2-12.
44
Duin Peter B.
Spaanenburg Lambertus
van der Poel Arie A.
Woudsma Roberto
Cannon, Jr. James J.
Gruber Felix D.
Haken Jack E.
Juffernbruch Daniel W.
U.S. Philips Corporation
LandOfFree
Very large scale integrated circuit subdivided into isochronous does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Very large scale integrated circuit subdivided into isochronous , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Very large scale integrated circuit subdivided into isochronous will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1090232