Very high density wafer scale device architecture

Details Very high density wafer scale device architecture Very high density wafer scale device architecture

1994-05-23

1996-05-07

Jackson, Jr., Jerome

Active solid-state devices (e.g., transistors, solid-state diode

Gate arrays

With particular chip input/output means

257207, 257210, 257773, 257786, H01L 2710

Patent

active

055148840

ABSTRACT:
This invention relates to the design and manufacture of a wafer-size integrated circuit. Lower layers of the wafer sized integrated circuit comprise electrically isolated repeating blocks such as logic elements or blocks of circuit elements. An upper conductive layer comprises data and address bus structures. A discretionary via layer located between the upper layer and the lower layers can be patterned to accomplish multiple purposes. Patterning of the via layer avoids connecting the bus structure to defective elements or blocks, establishes addresses of elements, and establishes the organization of the addressing structure and data structure (for a memory wafer the word length, number of banks of words, and number of words per bank). The via layer is patterned to connect the upper bus lines to selected regions in the lower metal levels after testing (testing uses conventional techniques) for good and bad elements. As another novel feature, the structure may include two or more address ports, which may simultaneously address different banks of the repeating elements. The plural address port feature is particularly useful for automatic refreshing of dynamic random access memories (DRAMs) and/or for plural addressing with other memory types. The architecture provides for flexibility in the final functional organization of wafer scale devices, which is determined at the time the via level is customized. An overall reduction of overhead control circuitry and the reduced size of the repeated block provides for higher total density per wafer than is achievable with conventional single chip integrated circuits using the same level of manufacturing technology. More than one discretionary via layer and more than one bus layer may be provided.

REFERENCES:
patent: 3795973 (1974-03-01), Calhoun
patent: 3795974 (1974-03-01), Calhoun
patent: 3795975 (1974-03-01), Calhoun
patent: 4234888 (1980-11-01), Calhoun et al.
patent: 4309811 (1982-01-01), calhoun
patent: 4415606 (1983-11-01), Cynkar et al.
patent: 4475194 (1984-10-01), LaVallee et al.
patent: 4631569 (1986-12-01), Calhoun
patent: 4816422 (1989-03-01), Yerman et al.
patent: 4833652 (1989-05-01), Isobe et al.
patent: 4864381 (1989-09-01), Seefeldt et al.
patent: 4872465 (1989-11-01), Uchida
patent: 4939694 (1990-07-01), Eaton et al.
patent: 4982368 (1991-01-01), Arimoto
patent: 5010019 (1991-04-01), Katoh
patent: 5119169 (1992-06-01), Kozono et al.
patent: 5309011 (1994-05-01), Tazunoki et al.
Smith et al., "Laser Induced Personalization & Alterations of LSI & VLSI Circuits", 1st Laser Processing Conference, Anaheim, CA, Nov. 16-17, 1981, 15 pages.
T. Saigo et al., "A Triple-Level Wired 24K-Gate CMOS Gate Array", Journal of Solid State Circuits, vol. SC-20, No. 5, Oct. 1985, pp. 1005-1010.
K. Warren, "The Evolution of DRAM Technology Towards WSI", 1991 Proc. Int. Conf. on WSI, Jan. 1991, pp. 243-247.
P. J. Cavill, "Wafer Scale Integration: A Technology Whose Time Has Come", 1991 Int. Conf. on WSI, Jun. 1991, pp. 328-330.

Affiliated with

Also associated with

Rating

Very high density wafer scale device architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Very high density wafer scale device architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Very high density wafer scale device architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1228842