Vertical synchronizing circuit

Details Vertical synchronizing circuit Vertical synchronizing circuit

1994-09-15

1995-11-21

Kostak, Victor R.

Television

Synchronization

Sync separation

348530, H04N 510

Patent

active

054692202

ABSTRACT:
A vertical sync signal circuit for producing a stable sync signal is disclosed. A first frequency divider and a first window circuit generate a sync output pulse PC having the same period as the vertical sync signal contained in the TV signal and a first window signal W1. A reference signal generator generates a reference signal VR in synchronism with the vertical sync signal VS being input. A second frequency divider and a second window circuit generate a second window signal W2 wider than the first window signal W1. A third frequency divider discriminates the period of the reference signal VR on the basis of the first window signal W1 and the second window signal W2, and selects the sync output pulse PC1 or the reference signal VR. The sync signal CVD having the same period as the sync output pulse PC or the reference signal VR, as the case may be, is produced through an output switching circuit. As a result, a sync signal CVD in synchronism with the vertical sync signal VS is output always in a stable manner.

REFERENCES:
patent: 4556905 (1985-12-01), Ikejiri
patent: 4694340 (1987-09-01), Tanaka
patent: 4792852 (1988-12-01), Narusawa

Affiliated with

Also associated with

Rating

Vertical synchronizing circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Vertical synchronizing circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical synchronizing circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1141335