Facsimile and static presentation processing – Facsimile – Specific signal processing circuitry
Patent
1981-10-19
1983-08-30
Richardson, Robert L.
Facsimile and static presentation processing
Facsimile
Specific signal processing circuitry
358148, 358153, H04N 510
Patent
active
044020112
ABSTRACT:
A TV timebase circuit includes a vertical sync counter in the form of a ten-bit ripple-through counter. Additional logic circuitry including a pair of divide-by-four counters, a latch, a D flip-flop, and associated AND, NAND, and invertor gates are also provided. The circuit is responsive to a multiple of the horizontal frequency and to vertical sync pulses and is capable of automatic recognition of 525 or 625 line standard. The logic includes a mechanism for locking out the vertical counter's 525 count when operating in the 625 mode. The latch, in association with one of the divide-by-four counters serves a "fly wheel" sync function, whereby a predetermined number of "matches" must be recognized to lock the circuit into a given mode, and whereby a predetermined number of "mis-matches" must occur to drop the circuit operation from the locked-in mode. Several outputs are taken off the vertical counter to operate ramp drive and blanking functions of the TV vertical sweep generator. An output representative of the particular line standard being decoded may be used to provide chrominance decoding information and picture height control information.
An alternative embodiment capable of recognizing any given TV line standard comprises a register which is loadable with the line standard number, which in turn is provided from the vertical counter cumulative count between successive vertical sync pulses, the vertical counter being reset by each vertical sync pulse. Comparison logic is provided for locking the counter circuit onto a given line standard after a predetermined number of successful matches have occurred between the contents of the register and the vertical counter count at the moment of reset by the vertical sync pulse.
REFERENCES:
patent: 4227214 (1980-10-01), Morito et al.
patent: 4238769 (1980-12-01), Rzeszewski
patent: 4303940 (1981-12-01), Ciciora
patent: 4349839 (1982-09-01), McGinn
Motorola Inc.
Nielsen Walter W.
Richardson Robert L.
LandOfFree
Vertical sync counter with automatic recognition of TV line stan does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Vertical sync counter with automatic recognition of TV line stan, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical sync counter with automatic recognition of TV line stan will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-908656