Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Chip mounted on chip
Patent
1998-03-31
2000-11-14
Guay, John
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Chip mounted on chip
257778, 257779, 257780, 257781, 257782, H01L 2348
Patent
active
061474118
ABSTRACT:
A back-to-back semiconductor device module including two semiconductor devices, the backs of each being secured to one another. Each of the bond pads of both of the semiconductor devices are disposed adjacent a single, mutual edge of the back-to-back semiconductor device module. The back-to-back semiconductor device module may be secured to a carrier substrate in a substantially perpendicular orientation relative to the former. A process for securing the back-to-back semiconductor device module directly to the carrier substrate may employ a solder reflow technique. Alternatively, a module-securing device may be employed to secure the back-to-back semiconductor device module to the carrier substrate. An embodiment of a module-securing device comprises an alignment device having one or more receptacles formed therein and intermediate conductive elements that are disposed within the receptacles to establish an electrical connection between the semiconductor devices and the carrier substrate. Another embodiment of a module-securing device comprises a clip-on lead, one end of which resiliently biases against a lead of at least one of the semiconductor devices, the other end of which is electrically connected to a terminal of the carrier substrate.
REFERENCES:
patent: Re34794 (1994-11-01), Farnworth
patent: 5259793 (1993-11-01), Yamada et al.
patent: 5291061 (1994-03-01), Ball
patent: 5323060 (1994-06-01), Fogal et al.
patent: 5362986 (1994-11-01), Angiulli et al.
patent: 5397747 (1995-03-01), Angiulli et al.
patent: 5444304 (1995-08-01), Hara et al.
patent: 5450289 (1995-09-01), Kweon et al.
patent: 5451815 (1995-09-01), Taniguchi et al.
patent: 5574310 (1996-11-01), Sono et al.
patent: 5592019 (1997-01-01), Ueda et al.
patent: 5593927 (1997-01-01), Farnworth et al.
patent: 5635760 (1997-06-01), Ishikawa
patent: 5668409 (1997-09-01), Gaul
patent: 5714802 (1998-02-01), Cloud et al.
patent: 5767443 (1998-06-01), Farnworth et al.
patent: 5793116 (1998-08-01), Rinne et al.
patent: 5801448 (1998-09-01), Ball
patent: 5965933 (1999-10-01), Young et al.
Britt Trask
Chambliss Alonzo
Guay John
Micro)n Technology, Inc.
LandOfFree
Vertical surface mount package utilizing a back-to-back semicond does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Vertical surface mount package utilizing a back-to-back semicond, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical surface mount package utilizing a back-to-back semicond will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2067903