Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – With pn junction isolation
Patent
1992-09-30
1995-10-03
Jackson, Jerome
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
With pn junction isolation
257556, 257552, H01L 2972, H01L 2710, H01L 2715
Patent
active
054554470
ABSTRACT:
A vertical PNP structure for use in a merged bipolar/CMOS technology has a P+ buried layer (84) as a collector region, which is isolated from the P substrate (48) by an N- buried layer (82). The P+ buried layer (84) diffuses downwards into the N- buried layer (82) and upwards into a P- epitaxy layer (52d) and into a base region (54c). The base region (54c) is formed in the same processing step as the N well region (54b) of the PMOS transistor (42) and the collection region (54a) of the NPN transistor (40). By diffusing into the base region (54c), the width between the collector (84) and emitter (64e) is reduced. The emitter (64e) can be formed in conjunction with the source and drain regions of the PMOS transistor (42). The vertical PNP transistor (46) is laterally isolated from the other transistor devices by an annular ring formed from an N+ region (50c) formed in conjunction with an N+ DUF region (50a) used in the NPN transistor (40), and a N+ region (56b) formed in conjunction with an N+ collector region (56a) of the NPN transistor (40). An N+ DUF region (50b) may also be used in connection with the PMOS transistor (42).
REFERENCES:
patent: 4038680 (1977-07-01), Yagi et al.
patent: 4260999 (1981-04-01), Yoshioka
patent: 4403395 (1983-09-01), Curran
patent: 4799098 (1989-01-01), Ikeda et al.
patent: 4826780 (1989-05-01), Takemoto et al.
Hutter Louis N.
Trogolo Joe R.
Donaldson Richard L.
Hoel Carlton H.
Jackson Jerome
Monin D.
Stoltz Richard A.
LandOfFree
Vertical PNP transistor in merged bipolar/CMOS technology does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Vertical PNP transistor in merged bipolar/CMOS technology, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical PNP transistor in merged bipolar/CMOS technology will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1079143