Facsimile and static presentation processing – Facsimile – Specific signal processing circuitry
Patent
1987-06-19
1989-07-04
Groody, James J.
Facsimile and static presentation processing
Facsimile
Specific signal processing circuitry
358148, H04N 504
Patent
active
048455636
ABSTRACT:
A reset pulse having a desired pulse width is generated in a reset pulse generating circuit 14 in response to a vertical synchronizing signal selected and outputted from input selecting circuit 13 or a frequency-divided output signal of a vertical count down circuit 11, the vertical count down circuit 11 is reset by the reset pulse, and a vertical driving pulse .phi..sub.5 with a predetermined period is generated. Furthermore, phases of the reset pulse and the frequency-divided output signal are compared in a phase comparing circuit 19, a period of a vertical synchronizing signal is determined, and the input selecting circuit 13 and a signal selecting circuit 18 are switched to each other in accordance with the result.
REFERENCES:
patent: 4231064 (1980-10-01), Uchida
Arai Hiromi
Kishi Hiroyasu
Groody James J.
Harvey David E.
Sanyo Electric Co,. Ltd.
LandOfFree
Vertical driving pulse generating circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Vertical driving pulse generating circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical driving pulse generating circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-856691