Vertical contour enhancement suppression circuit

Details Vertical contour enhancement suppression circuit Vertical contour enhancement suppression circuit

1989-09-11

1990-12-18

Shepperd, John W.

Facsimile and static presentation processing

Static presentation processing

Attribute control

358162, H04N 5208, H04N 964

Patent

active

049790242

ABSTRACT:
In an arrangement wherein vertical contour enhancement is performed by subtracting a video signal between horizontal scanning lines and applying a white- or black-level signal before or after the contour (edge portion) of an image based on the result of the subtraction operation, the application of the black-level signal is selectively suppressed to diminish unattractive black borders. In another embodiment, application of the black-level signal to portions having a strong red-signal component is selectively suppressed, thereby diminishing unattractive black borders which appear at red portions of a display image. In still another embodiment, application of the black-level signal to portions where the level of an R-Y signal is high is selectively suppressed, thereby diminishing unattractive black borders which appear at red portions of a display image.

REFERENCES:
patent: 3919470 (1975-11-01), Blom et al.
patent: 4506293 (1985-03-01), Hurst, Jr.

Affiliated with

Also associated with

Rating

Vertical contour enhancement suppression circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Vertical contour enhancement suppression circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical contour enhancement suppression circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1429146