Fishing – trapping – and vermin destroying
Patent
1993-11-02
1995-03-14
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437211, 437214, 437217, 437220, H01L 2160
Patent
active
053977475
ABSTRACT:
A packaging substrate (10) is populated with memory chip cube(s) (40) and horizontally mounted interconnect chip(s) (19) mounted on the substrate which are joined during assembly using two kinds of lead tin solder alloys to form memory chip cube. One is a high melting point lead tin alloy (HMA), the other is a lower melting point lead tin alloy (LMA). The memory chip pairs (11) of the memory cube are formed by placing functional memory chips over another functional memory chips before they were diced. The chip pads of the individual memory chips and the lead tin pads of the memory chips within the wafer are aligned and the high melting point lead tin solder is reflowed, forming memory chip pairs. The memory cube (42) is formed by joining the memory chip pairs together in a boat (30) with a silicon bar (41) maintaining spacing during manufacture. The memory chip cube (42) as well as the supporting chips are then placed and joined to the packaging substrate. The supporting silicon bar is removed from the memory chip cube (42) by re-heating the cube after it is joined to the packaging substrate. The package is completed by following with capping of the chip package of the paired memory chip cube with its attached packaging substrate by attaching to the base member substrate an appropriate heat sink after appropriate I/O flex lines are in place.
REFERENCES:
patent: 4672737 (1987-06-01), Carson et al.
patent: 4764846 (1988-08-01), Go
patent: 4855809 (1989-08-01), Malhi et al.
patent: 4855809 (1989-08-01), Malhi et al.
patent: 4893174 (1990-01-01), Yamada et al.
patent: 4922378 (1990-05-01), Malhi et al.
patent: 4982265 (1991-01-01), Watanabe et al.
patent: 5031072 (1991-07-01), Malhi et al.
patent: 5057909 (1991-10-01), Mok et al.
patent: 5107586 (1992-04-01), Ekhelberger et al.
patent: 5279029 (1994-01-01), Burns
Henle, "Verticle Chip Packaging", IBM Technical Disclosure Bulletin, vol. 20, No. 11A, Apr. 1978.
Angiulli John M.
Kolankowsky Eugene S.
Konian Richard R.
Wu Leon L.
Augspurger Lynn L.
Hearn Brian E.
International Business Machines - Corporation
Picardat Kevin M.
LandOfFree
Vertical chip mount memory package and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Vertical chip mount memory package and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical chip mount memory package and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-713675