Vernier structures that substantially eliminate offset signals

Details Vernier structures that substantially eliminate offset signals Vernier structures that substantially eliminate offset signals

2002-10-16

2003-07-22

Tran, Toan (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By amplitude

C327S065000

Reexamination Certificate

active

06597207

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to vernier amplifiers.
2. Description of the Related Art
Digital-to-analog converters (DACs) convert digital input signals to corresponding analog output signals. In a typical DAC embodiment, an internal reference signal (e.g., a reference current) is mirrored to form a plurality of currents which flow through switches that respond to a digital command signal. The combined currents thus form an analog output current that corresponds to the digital input signal.
In a multiplying digital-to-analog converter (MDAC), an input signal S
in
is received so as to modify the internal reference signal and thus the input signal S
in
is converted to an analog output signal S
out
with a conversion gain that corresponds to the digital command signal.
The conversion gain of MDACs are often configured to provide coarse gain steps (e.g., 6 dB steps) which are then filled in with fine gain steps (e.g., 1 dB) from a vernier (that provides the MDAC's reference signal) so that the combined system has a fine resolution over its entire operational range. MDACs, however, generally produce spurious signals in response to any direct-current (DC) offsets in their reference signal and it has been found that typical vernier structures are prone to generate such offsets in response to changes in their digital command signal.
BRIEF SUMMARY OF THE INVENTION
The present invention is directed to verniers that substantially eliminate DC offset signals as they convert a differential input signal S
in
to a differential output signal S
out
with a conversion gain that corresponds to a digital command signal.
These goals are realized with various combinations of differential input pairs of transistors, pairs of reference transistors, pairs of subtraction transistors, differential pairs of reference transistors and differential pairs of subtraction transistors. These transistors are arranged to steer the current of one current source to other current sources so as to generate differential output currents with substantial elimination of offset currents.
The novel features of the invention are set forth with particularity in the appended claims. The invention will be best understood from the following description when read in conjunction with the accompanying drawings.


REFERENCES:
patent: 4884042 (1989-11-01), Menon et al.
patent: 6060933 (2000-05-01), Jordan
patent: 6278299 (2001-08-01), Madni et al.
patent: 6400219 (2002-06-01), Fayed
patent: 6515518 (2003-02-01), Minegishi
patent: 6542019 (2003-04-01), Lim et al.
Gary, Paul R., et al.,Analysis and Design of Analog Integrated Circutis, John Wiley & Sons, New York, 1993, third edition, pp. 670-681.
AD 8320 Serial Digital Controlled Variable Line Driver Data Sheet, Analog Devices, Inc., One Technology Way, Norwood, MA 09062, pp. 1-14.
MAX2683 Low-Cost High-Performance 3.5 GHz Upconverter Data Sheet, Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086, pp. 1-7.

Affiliated with

Also associated with

Rating

Vernier structures that substantially eliminate offset signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Vernier structures that substantially eliminate offset signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vernier structures that substantially eliminate offset signals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3097926