Verilog to C++ language translator

Details Verilog to C++ language translator Verilog to C++ language translator

2004-01-27

2008-03-04

Steelman, Mary (Department: 2191)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

C716S030000

Reexamination Certificate

active

07340727

ABSTRACT:
Method and system for translating Verilog to C++ are provided herein. Aspects of the method for translating may include searching for a Verilog pattern in a Verilog file and substituting the Verilog pattern with a C++ language expression, wherein the C++ language expression is associated with the same functionality as the Verilog pattern. It may be identified whether the Verilog file comprises at least one of a task library, a main driver, and a driver module. If the Verilog file comprises a task library, a Verilog task within the task library may be identified; and the Verilog task may be translated into a C++ function. If the Verilog file comprises a main driver, a C++ interface header may be inserted in the Verilog file.

REFERENCES:
patent: 6053947 (2000-04-01), Parson
patent: 6996788 (2006-02-01), Akiba et al.
patent: 2002/0083420 (2002-06-01), Zammit et al.
patent: 2003/0061580 (2003-03-01), Greaves
patent: 2003/0074640 (2003-04-01), Mandell et al.
patent: 2003/0154465 (2003-08-01), Bollano et al.
Greaves, DJ; “A Verilog to C Compiler”, 2000 IEEE, retrieved Mar. 10, 2007.
Panda, Preeti Ranjan; “SystemC—A modeling platform supporting multiple design astractions”, p. 75-80, ACM 2001,retrieved Mar. 9, 2007.
Richards, Neil; Green, James; Stoye, William; Greaves, David; “C Models Speed Co-Design”, Dec. / Jan. 2004, Chip Design Magazine, retrieved from google.com Mar. 10, 2007.
Stoye, William; Greaves, David; Righards, Neil; Green, James; “Using RTL to C++ Translation forLarge SOC Concurrent Engineering: A Case Study”, Electronics Systems and Software Feb. 2003, p. 20-25, retrieved form google.com Mar. 10, 2007.

Affiliated with

Also associated with

Rating

Verilog to C++ language translator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Verilog to C++ language translator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Verilog to C++ language translator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3968166