Verifying circuit operation

Details Verifying circuit operation Verifying circuit operation

1978-06-19

1980-01-22

Atkinson, Charles E.

Registers

Systems controlled by data bearing records

Time analysis

G06F 1100

Patent

active

041846303

ABSTRACT:
A polynomial based apparatus, such as an error correcting apparatus, is checked by repeatedly supplying test bits to the apparatus. On even cycles, the modulo two sum of the signal contents should be zero, while on odd cycles it should be equal to the pattern used for test purposes.

REFERENCES:
patent: 3405258 (1968-10-01), Godoy et al.
patent: 3465132 (1969-09-01), Crockett et al.
patent: 3582633 (1971-06-01), Webb
patent: 3919533 (1975-11-01), Einolf, Jr. et al.
patent: 4048481 (1977-09-01), Bailey, Jr. et al.
patent: 4070565 (1978-01-01), Borrelli

Affiliated with

Also associated with

Rating

Verifying circuit operation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Verifying circuit operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Verifying circuit operation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-330815