Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate
2011-08-09
2011-08-09
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Logic design processing
C716S107000
Reexamination Certificate
active
07996799
ABSTRACT:
A method includes determining whether or not a statement in a design has any functionality. The functionality includes impact on the operation of the design. Also included in the invention is an impact checker to determine the impact of portions of the design on the operation of the design.
REFERENCES:
patent: 2003/0182638 (2003-09-01), Gupta et al.
patent: 2003/0225552 (2003-12-01), Ganai et al.
patent: 2004/0015799 (2004-01-01), Jain
patent: 2006/0129952 (2006-06-01), Baumgartner et al.
Farkash Monica
Ur Shmuel
Dinh Paul
International Business Machines - Corporation
LandOfFree
Verification technique does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Verification technique, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Verification technique will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2785029