Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate
2009-06-30
2011-11-15
Whitmore, Stacy (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Logic design processing
C716S108000, C717S132000
Reexamination Certificate
active
08060848
ABSTRACT:
A computer-readable recording medium stores therein a verification support program that causes a computer to execute receiving a hardware description of a sequential circuit to be verified and a timing specification that indicates a timing constraint in the hardware description; converting the hardware description into a control flow graph that expresses a flow of control in the sequential circuit; indentifying, from the control flow graph and as a combination of conditional branch descriptions having a hierarchical relation, conditional branch descriptions that are connected in parallel; extracting, from among identified combinations of conditional branch descriptions, a combination having a potential to satisfy specified conditions; creating a simulation program that, at a timing satisfying the timing specification, causes the conditional branch descriptions included in the extracted combination to satisfy the specified conditions; and outputting, as assertion information of the sequential circuit, the simulation program created at the creating.
REFERENCES:
patent: 5691911 (1997-11-01), Gregory et al.
patent: 6324678 (2001-11-01), Dangelo et al.
patent: 6415420 (2002-07-01), Cheng et al.
patent: 6421808 (2002-07-01), McGeer et al.
patent: 6907599 (2005-06-01), Kashai et al.
patent: 7260798 (2007-08-01), Gupta et al.
patent: 7509599 (2009-03-01), Koelbl et al.
patent: 7769569 (2010-08-01), Stern
patent: 2006/0155521 (2006-07-01), Iwashita
patent: 2006/0190861 (2006-08-01), Matsuura
patent: 2007/0168988 (2007-07-01), Eisner et al.
patent: 2007/0226666 (2007-09-01), Ganai et al.
patent: 2009/0327997 (2009-12-01), Gulwani et al.
patent: 2010/0064266 (2010-03-01), Matsuda et al.
patent: 2010/0251196 (2010-09-01), Stern
patent: 2010/0299656 (2010-11-01), Shah et al.
patent: 2010/0325608 (2010-12-01), Radigan
patent: 2006-190209 (2006-07-01), None
patent: 2006-201980 (2006-08-01), None
Foster, Harry “Programming Code Metrics”, Assertion-Based Design, 2ndEdition, 2004, p. 129-130.
Matsuda Akio
Oishi Ryosuke
Fujitsu Limited
Fujitsu Patent Center
Whitmore Stacy
LandOfFree
Verification support apparatus, verification support method,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Verification support apparatus, verification support method,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Verification support apparatus, verification support method,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4290713