Verification of instruction and data fetch resources in a functi

Details Verification of instruction and data fetch resources in a functi Verification of instruction and data fetch resources in a functi

1996-10-10

1998-09-08

Teska, Kevin J.

Boots, shoes, and leggings

395500, G06F 9455

Patent

active

058054707

ABSTRACT:
A system and method for verifying the correct behavior of instruction and data fetches and the order of instruction and data fetch resource modifications by a speculative and or out-of-order computer architecture under test is presented. An architectural model which models the high-level architectural requirements of the computer architecture under test, including instruction fetch resources and data fetch resources, executes test stimuli instructions in natural program order. A behavioral model, which models the high-level architectural requirements of the computer architecture, including instruction fetch resources and data fetch resources, executes the same test stimuli instructions, but according to the speculative and or out-of-order instruction execution behavior defined by the computer architecture under test. Modifications to instruction fetch resources and data fetch resources by the behavioral model are respectively recorded separately in a respective instruction fetch resource event queue and data fetch resource event queue. Upon detection of a fetch instruction event by the behavioral model, each instruction fetch resource event stored in the instruction fetch resource event queue which has a corresponding timestamp earlier than the timestamp of the detected fetch instruction event is applied to the architectural model in timestamp order. Separately, upon detection of a data access request event by the behavioral model, each data fetch resource event stored in the data fetch resource event queue which has a corresponding timestamp earlier than the timestamp of the detected data access event is applied to the architectural model in timestamp order.

REFERENCES:
patent: 5404496 (1995-04-01), Burroughs et al.
patent: 5459673 (1995-10-01), Carmean et al.
patent: 5488573 (1996-01-01), Brown et al.
Sheldon, Simulation-Based Analysis for Real-Time Systems Development, IEEE, pp. 361-366, Sep. 1992.
Pierce, The Effect of Speculative Execution on Cache Performace, IEE, pp. 172-179, Apr. 26, 1994.
Calder, Fast & Accurate Instruction Fetch and Branch Prediction, IEEE, pp. 2-11, Apr. 18, 1994.
Dubey, Branch Strategies: Modeling and Optimization, IEEE, pp. 1159-1167, Oct. 1991.
Coradella, An Asynchronous Architecture Model for Behavioral Synthesis, IEEE, pp. 307-311, Mar. 1992.
A Low-Overhead Coherence Solution For Multiprocessors With Private Cache Memories, of Mark S. Papamaroos et al., 1984 IEEE, pp. 348-354.
Advanced Performance Features of the 64-Bit PA-8000, of Doug Hunt, 1995 IEEE, pp. 123-128.
Verification, Characterization, and Debugging of the HP PA 7200 Processor, of Thomas B. Alexander et al., Feb. 1996 Hewlett-Packard Journal, pp. 34-43.

Affiliated with

Also associated with

Rating

Verification of instruction and data fetch resources in a functi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Verification of instruction and data fetch resources in a functi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Verification of instruction and data fetch resources in a functi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1289336