Boots – shoes – and leggings
Patent
1996-10-09
1998-09-29
Teska, Kevin J.
Boots, shoes, and leggings
395575, 3642643, 364DIG1, G06F 1100
Patent
active
058156887
ABSTRACT:
A system and method for testing and verifying the correctness of cache accesses on a model or implementation of a processor that performs speculative and or out-of-order instruction execution. For each behavioral model of a processor under test in a simulation system, an architectural model is created that is fed the same instruction stream and system bus stimulus. The architectural model is capable of correctly and independently executing the instruction stream. The cache and TLB state of the architectural model are kept synchronous with those of the behavioral model under test. Cache synchronization is achieved by reporting, matching and verifying all speculative cache activity and all out-of-order cache accesses, move-ins and move-outs by the behavioral model as it occurs rather than in natural program order.
REFERENCES:
patent: 4890224 (1989-12-01), Fremont
patent: 5155843 (1992-10-01), Stamm et al.
patent: 5276828 (1994-01-01), Dion
patent: 5404496 (1995-04-01), Burroughs et al.
patent: 5406504 (1995-04-01), Denisco et al.
patent: 5539911 (1996-07-01), Nguyen et al.
patent: 5592616 (1997-01-01), Finch et al.
patent: 5617534 (1997-04-01), Balmer et al.
patent: 5629950 (1997-05-01), Godiwala
A Low-Overhead Coherence Solution For Multiprocessors With Private Cache Memories, of Mark S. Papamaroos et al., 1984 IEEE, pp. 348-354.
Advanced Performance Features of the 64-Bit PA-8000, of Doug Hunt, 1995 IEEE, pp. 123-128.
Verification, Characterization, and Debugging of the HP PA 7200 Processor, of Thomas B. Alexander et al., Feb. 1996 Hewlett-Packard Journal, pp. 34-43.
Thomas B. Alexander et al., "Verification, characterization, and debugging of the HP PA 7200 Processor", Hewlett-Packard Journal, pp. 34-43, 1996.
Doug Hunt, "Advanced performance features of the 64-bit PA-8000", IEEE, pp. 123-128, 1995.
Mark S. Papamaroose et al., "A low-overhead coherence solution for multiprocessors with private cache memories", IEEE, pp. 348-354, 1984.
Hewlett--Packard Company
Kazimi Hani M.
Teska Kevin J.
LandOfFree
Verification of accesses in a functional model of a speculative does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Verification of accesses in a functional model of a speculative , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Verification of accesses in a functional model of a speculative will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-695611