Verification arrangement

Details Verification arrangement Verification arrangement

1974-11-11

1976-03-02

Atkinson, Charles E.

Communications: electrical

Digital comparator systems

178 695R, 179 15AW, 3401462, H04L 700, G01S 900

Patent

active

039421520

ABSTRACT:
A pulse pattern detector includes a local pulse pattern generator starting in response to an incoming signal impulse whether or not it is included in the pulse pattern to be detected. There is a number of timing circuits for measuring the time lapsed from each of the pulses in the locally generated pulse pattern and memory means for storing the measured value of all but the last timing circuit as soon as a signal impulse is received. Comparators are provided to compare the contents of the memory means to find if all the memory circuits have recordings equal to a state of the timing circuit in which case a signal is generated indicating that the desired pulse pattern is detected in the incoming pulse sequence.

REFERENCES:
patent: 3363235 (1968-01-01), Rhodes
patent: 3493929 (1970-02-01), Webb
patent: 3691305 (1972-09-01), Huebner et al.
patent: 3761891 (1973-09-01), Markwitz
patent: 3766316 (1973-10-01), Hoffman et al.
patent: 3855593 (1974-12-01), Van Hijfte et al.

Affiliated with

Also associated with

Rating

Verification arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Verification arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Verification arrangement will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1281585