Vectored flip-flops and latches with embedded output-merge...

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S211000, C327S218000

Reexamination Certificate

active

06828838

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
An embodiment of the present invention relates to sequential logic elements. In particular, an embodiment of the present invention relates to vectored flip-flops and latches with embedded output-merge logic and shared clock drivers.
2. Background of the Related Art
Integrated circuits are widely used in many applications. One example of an integrated circuit is a microprocessor, which has many applications. Within microprocessors are datapaths called pipestages. These pipestages are datapaths for data signals and can be configured for various logic arrangements. The length of a pipestage dictates the amount of time a data signal takes to travel the datapath and arrive at an output. The shorter the pipestage, the faster a data signal can be processed.
Within the pipestage are various logic stages the data signal must travel through to implement the desired logic arrangement. Two common logic stages are flip-flops and latches. Each logic stage requires a certain amount of time to complete. In conventional designs, the delay (datapath penalty) of going through a flip-flop and/or latch has become too large because of input and output inverters of the driver elements within the pipestage. For example, a ten logic stage design from the passgate output of a latch to the passgate input of the next latch may go through two wasted stages: one output inverter of the driver element, and one input inverter of the receiver element. For a microprocessor with even shorter number of logic stages per pipestage, such as six logic gates/pipestage, two may be wasted, which is a ⅓rd loss of that pipestage.
Another area of concern in conventional microprocessors is the power consumption. For example, in a microprocessor with pushed frequencies, the number of storage elements (flip-flops/latches) can become very large. Thus, the storage elements become a significant contributor to the total power consumption of the microprocessor. A large proportion of total microprocessor power (>~−30%) comes from load residing within sequential cells, of which more than half is in the local clock drivers and their loads. Often, these clock-drivers tend to underflow (become clamped to lowest allowable size value) because the passgates they drive are small enough already. However, they still consume power.
These and other disadvantages exist in conventional circuitry.


REFERENCES:
patent: 5349243 (1994-09-01), McClure
patent: 5396108 (1995-03-01), McClure
patent: 5949266 (1999-09-01), Hinds et al.
patent: 6107852 (2000-08-01), Durham et al.
patent: 6111444 (2000-08-01), Mikan et al.
patent: 6242958 (2001-06-01), Fletcher
patent: 6331793 (2001-12-01), Fletcher et al.
patent: 6492855 (2002-12-01), Pasqualini
patent: 6617902 (2003-09-01), Tokumasu et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Vectored flip-flops and latches with embedded output-merge... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Vectored flip-flops and latches with embedded output-merge..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vectored flip-flops and latches with embedded output-merge... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3331305

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.