Patent
1995-06-02
1996-07-23
Kim, Ken S.
395297, 395304, 395405, 395483, 395484, 395495, 395496, 395826, 395865, G06F 13372
Patent
active
055399029
ABSTRACT:
A vector data processing apparatus having a set of vector registers, one or more memory access pipelines, and one or more composite calculation pipelines, wherein the vector registers consist of a plurality of banks, and each bank is independently accessible. Each of the pipelines can cyclically access each of the banks of the vector registers when one or more of a predetermined number of time slots, through each of which time slots the access is carried out, are assigned to an instruction using the pipeline. Immediately when a memory access instruction is received, a vector unit control circuit, which controls operations of the vector data processing apparatus, assigns a time slot for a newly-detected memory access instruction using a memory access pipeline, if it is determined that the memory access pipeline is available based on the pipeline operation status flags, and that the time slot is available based on the detected status of the predetermined number of time slots. Further, when a composite calculation instruction is received, the vector unit control circuit assigns one or more time slots .for the newly-detected composite calculation instruction using a composite calculation pipeline, if it is determined that the composite calculation pipeline is available based on the pipeline operation status flags, and that time slots are available based on the detected status of the predetermined number of time slots.
REFERENCES:
patent: 4435765 (1984-03-01), Uchida et al.
patent: 4507728 (1985-03-01), Sakamoto et al.
patent: 4617625 (1986-10-01), Nagashima et al.
patent: 4665479 (1987-05-01), Oinaga
patent: 4680730 (1987-07-01), Omoda et al.
patent: 4755931 (1988-07-01), Abe
patent: 4782441 (1988-11-01), Inagami et al.
patent: 4791555 (1988-12-01), Garcia et al.
patent: 4875161 (1989-10-01), Lahti
patent: 4980817 (1990-12-01), Fossum et al.
patent: 5134695 (1992-07-01), Ikeda
patent: 5367654 (1994-11-01), Furukawa et al.
Nakatani Shoji
Sakai Ken'ichi
Sakamoto Kazushi
Fujitsu Limited
Kim Ken S.
LandOfFree
Vector data processing apparatus wherein a time slot for access does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Vector data processing apparatus wherein a time slot for access , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vector data processing apparatus wherein a time slot for access will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-721552