Television – Image signal processing circuitry specific to television – Noise or undesired signal reduction
Reexamination Certificate
2007-07-31
2007-07-31
Yenke, Brian P. (Department: 2622)
Television
Image signal processing circuitry specific to television
Noise or undesired signal reduction
C348S625000, C348S665000, C382S260000, C382S264000
Reexamination Certificate
active
10867477
ABSTRACT:
The aim of the present invention is to provide a VDT stress mitigating device and method capable of mitigating VDT stress caused by a regular spatial pattern and VDT stress caused by flicker generated by an interlaced format, a VDT stress risk quantifying device and method, and a recording medium. An A/D conversion section10imports interlaced format video signals P1from an external image signal output device and converts them in field units by A/D conversion into image data D1. A filter section20, while not distinguishing between the first field and the second field, and while maintaining the temporal order of these fields, performs a temporal filtering process on the image data of each field. A D/A conversion section30converts the image data D2that has undergone the temporal filtering process by the filter section20into image signals P2based on an interlaced format by D/A conversion. The image signals P2are then sequentially outputs according to the temporal order of the fields.
REFERENCES:
patent: 4300162 (1981-11-01), Robers
patent: 5386249 (1995-01-01), Strolle et al.
patent: 5796445 (1998-08-01), Nomura et al.
patent: 5903680 (1999-05-01), De Haan et al.
patent: 5956096 (1999-09-01), Nomura et al.
patent: 5963262 (1999-10-01), Ke et al.
patent: 6067120 (2000-05-01), Horikawa et al.
patent: 6392718 (2002-05-01), Muramatsu
patent: 6421097 (2002-07-01), O'Rourke
patent: 0 239 809 (1987-07-01), None
patent: 0 239 800 (1987-10-01), None
patent: 0 318 760 (1989-06-01), None
patent: 0 327 995 (1989-08-01), None
patent: 0 554 495 (1993-08-01), None
patent: 7-101977 (1995-04-01), None
patent: WO 90/15503 (1990-12-01), None
patent: WO 99/37091 (1999-07-01), None
“Comparison Between Median Filtering and Vertical Edge Controlled Interpolation for Flicker Reduction”, Dipl.-Ing. Christian Hentschel, IEEE Transactions on Consumer Electronics, vol. 35, No. 3 (1989), New York, USA.
NEC Corporation
Scully , Scott, Murphy & Presser, P.C.
Yenke Brian P.
LandOfFree
VDT stress mitigating device and method, VDT stress risk... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with VDT stress mitigating device and method, VDT stress risk..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and VDT stress mitigating device and method, VDT stress risk... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3799021