Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
1997-07-11
2001-02-06
Nguyen, Chau (Department: 2739)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S417000
Reexamination Certificate
active
06185209
ABSTRACT:
BACKGROUND
1. Field of Invention
This invention pertains to telecommunications, and particularly to the handling of cells in a switching node of a telecommunications network operating in the asynchronous transfer mode.
2. Related Art and Other Considerations
The increasing interest for high band services such as multimedia applications, video on demand, video telephone, and teleconferencing has motivated development of the Broadband Integrated Service Digital Network (B-ISDN). B-ISDN is based on a technology know as Asynchronous Transfer Mode (ATM), and offers considerable extension of telecommunications capabilities.
ATM is a packet-oriented transfer mode which uses asynchronous time division multiplexing techniques. Packets are called cells and have a fixed size. An ATM cell consists of 53 octets, five of which form a header and forty eight of which constitute a “payload” or information portion of the cell. The header of the ATM cell includes two quantities which are used to identify a connection in an ATM network over which the cell is to travel, particularly the VPI (Virtual Path Identifier) and VCI (Virtual Channel Identifier). In general, the virtual is a principal path defined between two switching nodes of the network; the virtual channel is one specific connection on the respective principal path.
At its termination points, an ATM network is connected to terminal equipment, e.g., ATM network users. Between ATM network termination points are a plurality of switching nodes having ports which are connected together by physical transmission paths or links. In traveling from an origin terminal equipment to a destination terminal equipment, ATM cells forming a message may travel through several switching nodes.
A switching node has a plurality of ports, each of which is connected by via a link circuit and a link to another node. The link circuit performs packaging of the cells according to the particular protocol in use on the link. A cell incoming to a switching node may enter the switching node at a first port and exit from a second port via a link circuit onto a link connected to another node. Each link can carry cells for a plurality of connections, a connection being a transmission between a calling subscriber or party and a called subscriber or party.
The switching nodes each typically have several functional parts, a primary of which is a switch core. The switch core essentially functions like a cross-connect between ports of the switch. Paths internal to the switch core are selectively controlled so that particular ports of the switch are connected together to allow a message ultimately to travel from an ingress side of the switch to an egress side of the switch, and ultimately from the originating terminal equipment to the destination terminal equipment.
FIG. 1
shows a prior art ATM switching device
10
having a switch core
12
, a plurality of ingress ports
14
(
1
)-
14
(
3
), and a exemplary egress port
16
.
FIG. 1
shows, in broken lines, cells incoming to switch
10
on three channels, particularly a first channel VC-
1
to port
14
(
1
), a second channel VC-
2
to port
14
(
2
), and a third channel VC-
3
to port VC-
3
. All cells on the same channel have the same VC or VCI, e.g., cells on the first channel all have a first VC denominated as VC-
1
.
In the illustration of
FIG. 1
, the incoming cells on all channels VC-
1
through VC-
3
happen to be switched through switch core
12
to the same egress port
16
for eventual output to channel VC-
4
. At egress port
16
the cells are all assigned a new VPI/VCI code. The switching of several incoming VC channels to a same outgoing VC channel is referred to as “VC merging”. The purpose of VC merging is to collect packets that shall be routed to the same destination into one single virtual channel, instead of using a separate VC between each source and the destination. This reduces the number of required virtual channels in the ATM network.
If the cells were all sent out in the order in which they arrived at the switch core
12
, there would be no way of separating them at the end-point of channel VC-
4
. For this reason, VC merging can only work for channels carrying AAL-5 packets by storing complete packets at the egress port and sending them out packet-by-packet, i.e., the multiplexing is performed at the packet level.
What is needed, therefore, and an object of the present invention, is method and apparatus for efficiently conducting a VC merging operation.
SUMMARY
An Asynchronous Transfer Mode (ATM) switching device has a switch core connected to a plurality of incoming VC channels and an egress port connected to receive cells from the switch core. The egress port has both a plurality of pre-merge VC queues and a plurality of merge VC queues. Cells received from the switch core are stored in one of the plurality of pre-merge VC queues in accordance with their incoming VC channel. A merge controller determines when one of the pre-merge VC queues has a complete packet of cells, and enters the packet of cells into an appropriate one the merge VC queues.
In one embodiment, the plurality of pre-merge VC queues and the merge VC queues are each stored as separate linked lists in a common memory. The merge controller enters the completed packet of cells into the appropriate merge VC queue by linking the pre-merge linked list storing the packet to the linked list which forms the merge VC queue.
REFERENCES:
patent: 5285445 (1994-02-01), Lehnert et al.
patent: 5339318 (1994-08-01), Tamaka et al.
patent: 5367520 (1994-11-01), Cordell
patent: 5414701 (1995-05-01), Shtayer et al.
patent: 5418781 (1995-05-01), Kaufman et al.
patent: 5418786 (1995-05-01), Loyer et al.
patent: 5420858 (1995-05-01), Marshall et al.
patent: 5440552 (1995-08-01), Sugita
patent: 5455825 (1995-10-01), Lauer et al.
patent: 5467349 (1995-11-01), Huey et al.
patent: 5481687 (1996-01-01), Goubert et al.
patent: 5483526 (1996-01-01), Ben-Num et al.
patent: 5504743 (1996-04-01), Drefenstedt
patent: 5515359 (1996-05-01), Zheng
patent: 5521917 (1996-05-01), Watanabe et al.
patent: 5530698 (1996-06-01), Kozaki et al.
patent: 5530806 (1996-06-01), Condon et al.
patent: 5546377 (1996-08-01), Ozveren
patent: 5555256 (1996-09-01), Calamvokis
patent: 5572522 (1996-11-01), Calamvokis et al.
patent: 5577035 (1996-11-01), Hayter et al.
patent: 5689505 (1997-11-01), Chiussi et al.
patent: 5838681 (1998-11-01), Bonomi et al.
patent: 0 531 599 A1 (1993-03-01), None
patent: 0 676 878 A1 (1995-10-01), None
patent: 2 301 913 (1996-12-01), None
IBM Technical Disclosure Bulletin, vol. 35, No. 3, “Connectionless ATM Network Support Using Virtual Path Connections,” pp. 445-448, Aug. 1992.
IBM Technical Disclosure Bulletin, vol. 38, , No. 1 “Combined Translation Lookaside Buffer for Page Frame Table and Translation Control Word Entries,” pp. 240-242, Jan. 1993.
IBM Technical Disclosure Bulletin, vol. 38, No. 11 “Fast Technological Update in Asynchronous Transfer Mode Networks,” pp. 359-360, Nov. 1995.
IBM Technical Disclosure Bulletin, vol. 39, No. 1, “Method for High-Speed Swapping of Asynchronous Transfer Mode Virtual Path Identifier/Virtual Channel Identifier Headers,” pp. 225-228, Jan. 1996.
Boakye Alexander
Nguyen Chau
Nixon & Vanderhye P.C.
Telefonaktiebolaget LM Ericsson
LandOfFree
VC merging for ATM switch does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with VC merging for ATM switch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and VC merging for ATM switch will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2595307