Varied trench depth for thyristor isolation

Details Varied trench depth for thyristor isolation Varied trench depth for thyristor isolation

2006-03-21

2006-03-21

Weiss, Howard (Department: 2814)

Semiconductor device manufacturing: process

Making regenerative-type switching device

Having field effect structure

Reexamination Certificate

active

07015077

ABSTRACT:
A semiconductor device is formed having a thyristor and trench arranged to electrically insulate an emitter region of the thyristor from another circuit structure. In one example embodiment of the present invention, a trench having a bottom portion with two different trench depths is etched in the substrate. A thyristor is formed having a control port in a trench and having an emitter region adjacent to the trench and below an upper surface of the substrate. A deeper portion of the trench electrically insulates the emitter region from the other circuit structure. The control port is capacitively coupled to the thyristor and to the other circuit structure (e.g., in response to at least one edge of a voltage pulse applied thereto). In one implementation, the trench further includes an emitter-access connector extending from the emitter region to an upper surface of the substrate. These approaches are also useful in high-density circuit applications, such as memory applications, where the semiconductor device is formed in close proximity with other circuitry, such as with other thyristors. In addition, the isolation approach is useful for applications where a cathode-down thyristor is used, such as when it is desirable to form the thyristor control port near a bottom portion of the thyristor. Moreover, the approaches discussed herein are useful for electrically isolating various portions of the semiconductor device using a relatively limited number of etching steps.

REFERENCES:
patent: 6104045 (2000-08-01), Forbes et al.
patent: 6156620 (2000-12-01), Puchner et al.
patent: 6225165 (2001-05-01), Noble et al.
patent: 6229161 (2001-05-01), Nemati et al.
Nemati; A Novel High Density, Low Voltage SRAM Cell with a Vertical NDR Device; VLSI Technology, 1998; Digest of Technical Papers; 1998 Symposium on Jun. 9-11, 1998; pp.:66-67.
K. DeMeyer, S. Kubicek and H. van Meer, Raised Source/Drains with Disposable Spacers for sub 100 nm CMOS Technologies, Extended Abstracts of International Workshop on Junction Technology 2001.
Mark Rodder and D. Yeakley, Raised Source/Drain MOSFET with Dual Sidewall Spacers, IEEE Electron Device Letters, vol. 12, No. 3, Mar. 1991.
Yang-Kyu Choi, Daewon Ha, Tsu-Jae King and Chenming Hu, Nanoscale Ultrathin PMOSFETs with Raised Selective Germanium Source/Drain, IEEE Electron Device Letters, vol. 22, No. 9, Sep. 2001.
N. Lindert, Y. K. Choi, L. Chang, E. Anderson, W. C. Lee, T. J. King. J. Bokor, and C. Hu, Quasi-Planar FinFETs with Selectively Grown Germanium Raised Source/Drain, 2001 IEEE International SOI Conference, Oct. 2001.
T. Ohguro, H. Naruse, H. Sugaya, S. Nakamura, E. Morifuji, H. Kimijima, T. Yoshitomi, T. Morimoto, H.S. Momse, Y. Katsumata, and H. Iwai, High Performance RF Characteristics of Raised Gate/Source/Drain CMOS with Co Salicide, 1998 Symposium on VLSI Technology Digest of Technical Papers.
Hsiang-Jen Huang, Kun-Ming Chen, Tiao-Yuan Huang, Tien-Sheng Chao, Guo-Wei Huang, Chao-Hsin Chien, and Chun-Yen Chang, Improved Low Temperature Characteristics of P-Channel MOSFETs with Si1-xGex Raised Source and Drain, IEEE Transactions on Electron Devices, vol. 48, No. 8, Aug. 2001.
Nemati, Farid, and Plummer, James, D., “A Novel High Density, Low voltage SRAM Cell with a Vertical NDR Device,” VLSI Technology Technical Digest, Jun. 1998.

Affiliated with

Also associated with

Rating

Varied trench depth for thyristor isolation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Varied trench depth for thyristor isolation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Varied trench depth for thyristor isolation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3555782