Amplifiers – With amplifier bypass means
Patent
1998-09-30
2000-08-08
Pascal, Robert
Amplifiers
With amplifier bypass means
330149, H03F 100
Patent
active
061007579
ABSTRACT:
A variable time delay network (210) includes segments (270, 260) which are connected in parallel to form variable time delay network (210). Segment (270) includes a varactor diode (222) and an inductive element (223) connected in series at an anode electrode (290) of varactor (222). A cathode electrode (291) of varactor diode (222) connected to a node (220). Segment (260) includes a varactor (221) and a bypass capacitor (224) connected in series at a cathode electrode (292) of varactor (221). Cathode electrode (292) is connected at a node (225). An anode electrode (293) of varactor (221) connected to node (220). The impedance at node (220) presented to a signal that is to be time delayed remains constant at the center frequency of the signal via a bias voltage applied at node (225) while controlling and changing the time delay of the signal via a bias voltage applied at node (220).
REFERENCES:
patent: 4472725 (1984-09-01), Blumenkranz
patent: 4581595 (1986-04-01), Silagi
patent: 4885551 (1989-12-01), Myer
patent: 5023565 (1991-06-01), Lieu
patent: 5077532 (1991-12-01), Obermann et al.
patent: 5083100 (1992-01-01), Hawkins et al.
patent: 5376907 (1994-12-01), Duflot et al.
patent: 5489875 (1996-02-01), Cavers
patent: 5561398 (1996-10-01), Rasmussen
Choe Henry
Haas Kenneth A.
Motorola Inc.
Pascal Robert
LandOfFree
Variable time delay network method and apparatus therof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variable time delay network method and apparatus therof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable time delay network method and apparatus therof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1153904