Variable stage load path and method of operation

Details Variable stage load path and method of operation Variable stage load path and method of operation

1995-02-27

1997-09-16

Lall, Parshotam S.

Boots, shoes, and leggings

36471504, 36474801, G06F 9302, G06F 738

Patent

active

056689845

ABSTRACT:
A floating point processing system and method of operation are disclosed. Single word precision denormalized operands and also misaligned operands are detected while such operands are being loaded into the first stage of a pipelined floating point unit. Such operands are aligned to a double word boundary and/or single word operands are normalized by a processing stages inserted into the pipe ahead of the first stage of the pipelined floating point unit thereby entering a one stage delay. In this way, misaligned operands and single word denormalized operands can be processed without the need for example to cancel the instruction, execute a normalize or alignment instruction and then re-launch the original instruction.

REFERENCES:
patent: 4325120 (1982-04-01), Colley et al.
patent: 4562553 (1985-12-01), Mattedi et al.
patent: 4569016 (1986-02-01), Hao et al.
patent: 4777613 (1988-10-01), Shahan et al.
patent: 4780842 (1988-10-01), Morton et al.
patent: 4852039 (1989-07-01), Maheshwari et al.
patent: 5027308 (1991-06-01), Sit et al.
patent: 5051894 (1991-09-01), Phillips et al.
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5095458 (1992-03-01), Lynch et al.
patent: 5187678 (1993-02-01), Hori
patent: 5193158 (1993-03-01), Kinney et al.
patent: 5237667 (1993-08-01), Murakami et al.
patent: 5241490 (1993-08-01), Poon
patent: 5258943 (1993-11-01), Gamez et al.
patent: 5267186 (1993-11-01), Gupta et al.
patent: 5272660 (1993-12-01), Rossbach
patent: 5303175 (1994-04-01), Suzuki
patent: 5517438 (1996-05-01), Dao-Trong et al.
IBM Technical Disclosure Bulletin vol. 37 No. 4B Apr. 1994 Single Cycle/Writeback Floating Point Denorm . . . pp. 315-318.
IBM Technical Disclosure Bulletin vol. 36 No. 12 Dec. 1993 Selective Prenormalization of operands . . . pp. 693-695.
IBM Technical Disclosure Bulletin vol. 36 No. 6B Jun. 1993 Normalizing Three Divide Operands in one cycle pp. 165-166.
IBM Technical Disclosure Bulletin vol. 36 No. 3 Mar. 1993 Hardware Instruction Generation pp. 269-272.
IBM Technical Disclosure Bulletin vol. 35 No. 4A Sep. 1992 Early Exception Detection . . . pp. 135-136.
IBM Technical Disclosure Bulletin vol. 35 No. 1B Jun. 1992 Shift Count Adjustment Logic pp. 166-167.
IBM Technical Disclosure Bulletin vol. 33 No. 9 Feb. 1991 Floating Point Exception Handling . . . Denormalization pp. 345-348.
IBM Technical Disclosure Bulletin vol. 32 No. 4A Sep. 1989 Single hex/binary Floating Point Unit pp. 243-249.
IBM Technical Disclosure Bulletin vol. 32 No. 3A Aug. 1989 Easy Biased Exponent Handling via 2's complement . . . pp. 325-329.
IBM Technical Disclosure Bulletin vol. 31 No. 6 Nov. 1988 Floating Point Unit Parallel Structure pp. 107-116.
IBM Technical Disclosure Bulletin vol. 31 No. 3 Aug. 1988 Implementation of Binary Floating Point Arch . . . pp. 4-9.
IBM Technical Disclosure Bulletin vol. 30 No. 9 Feb. 1988 Parallel Structure For High Performance Floating . . . pp. 411-414.
IBM Technical Disclosure Bulletin vol. 25 No. 10 Mar. 1983 Common Add, Substract, Compare Algorithm . . . pp. 5212-5217.

Affiliated with

Also associated with

Rating

Variable stage load path and method of operation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Variable stage load path and method of operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable stage load path and method of operation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-225640