Variable sample rate ADC

Details Variable sample rate ADC Variable sample rate ADC

1994-11-22

1997-04-08

Gaffin, Jeffrey A.

Coded data generation or conversion

Analog to or from digital conversion

Differential encoder and/or decoder

341123, H03M 100

Patent

active

056192029

ABSTRACT:
A method and apparatus for analog-to-digital conversion using sigma-delta modulation of the temporal spacing between digital samples are provided. The method and apparatus include sigma-delta modulation of the time-base such that errors produced by non-uniform sampling are frequency-shaped to a high frequency region where they are reduced by conventional digital filtering techniques. In one embodiment, a sigma-delta ADC receives an analog input signal and converts the analog input signal to digital samples at an oversampling rate. A decimator, coupled to the sigma-delta ADC, receives the digital samples and decimates the digital samples to produce the digital samples at a preselected output sample rate, less than the oversampling rate. An ADC sample rate control circuit, coupled to the ADC, receives a frequency select signal representing the preselected output sample rate, and produces a noise-shaped clock signal for controlling operation of the ADC at the oversampling rate. The control circuit includes a sigma-delta modulator for sigma-delta modulating the frequency select signal. A randomizer/suppressor circuit, under control of the output of the sigma-delta modulator, receives an input clock signal and adjusts the frequency of the clock signal to produce a noise-shaped clock signal for controlling the oversampling rate of the ADC.

REFERENCES:
patent: 3949175 (1976-04-01), Tanizoe et al.
patent: 4179670 (1979-12-01), Kingsbury
patent: 4281318 (1981-07-01), Candy et al.
patent: 4797845 (1989-01-01), Stikvoort
patent: 4833474 (1989-05-01), Nagai et al.
patent: 4953117 (1990-08-01), Lagadec
patent: 4954824 (1990-09-01), Yamada et al.
patent: 4987373 (1991-01-01), Soo
patent: 4990911 (1991-02-01), Fujita et al.
patent: 5075679 (1991-12-01), Gazsi
patent: 5111417 (1992-05-01), Belloc et al.
patent: 5119093 (1992-06-01), Vogt et al.
patent: 5121065 (1992-06-01), Wagner
patent: 5157395 (1992-10-01), Del Signore et al.
patent: 5204827 (1993-04-01), Fujita et al.
patent: 5225787 (1993-07-01), Therssen
patent: 5227787 (1993-07-01), Kurashina
patent: 5313205 (1994-05-01), Wilson
patent: 5353026 (1994-10-01), Wilson
D. Hossack et al. "A Method for the Evaluation of Multirate Sigma-Delta Systems", Dept. Of Electronics and Electrical Engineering, Univ. of Glasgow, Glasgow G12 800, United Kingdom, 1992 IEEE International Symposium on Circuits & Systems, vol. 3 of 6, May 1992, pp. 1328-1331.
Hossack et al., "A Method for the Evaluation of Multirate Sigma-Delta Systems", 1992 IEEE International Symposium on Circuits and Systems, Vo. 3 of 6, pp. 1328-1331.
J. Janssen, et al. An Audio Engineering Society Preprint Feb. 26-Mar. 1, 1994.
Richard J. Higgins, Digital Signal Processing in VLSI, Prentice Hall, Englewood Cliffs, NJ 07632.
Douglas F. Elliott, et al, Fast Transforms, Algorithms, Analyses, Applications, 1982, Academic Press.
Paul J. Hurst, et al. A Programmable Clock Generator Using Noise Shaping and Its Application in a Switched-Capacitor Filter, Solid State Circuits Research Laboratory, Dept. of Electrical and Computer Engineering, University of California, Davis.

Affiliated with

Also associated with

Rating

Variable sample rate ADC does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Variable sample rate ADC, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable sample rate ADC will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2400044