Telegraphy – Systems – Line-clearing and circuit maintenance
Patent
1975-06-27
1976-05-25
Pitts, Harold I.
Telegraphy
Systems
Line-clearing and circuit maintenance
178 88, 325433, H04L 700
Patent
active
039596010
ABSTRACT:
A circuit for use in a digital data receiver to recover a clock signal, of variable rate, from the signal received by the receiver. A typical digital data receiver includes demodulating or other means for converting the received signal to a binary data signal having a characteristic which changes in a manner corresponding to transition in the digital data received. The invention provides circuit means for recovering a clock signal from the binary data signal where the data rate may vary over a substantial range. The clock signal recovery circuit utilizes a logic transition detector to produce a narrow pulse at each data transition in the binary data signal. The pulses, which contain harmonic frequencies at the clock rate of the binary data signal, are up-converted or mixed with an electrical signal from a frequency synthesizer. The signal resulting from this up-conversion is filtered by a narrow-band filter to produce an electrical signal at a predetermined intermediate frequency. The output signal from the frequency synthesizer is mixed with the signal from the narrow-band filter, in a down-converter circuit, to produce a reference signal having a frequency proportional to the clock frequency of the binary data signal. The frequency synthesizer has a variable frequency output determined by the setting of a data rate selector. An electronically controlled oscillator produces a signal having a frequency proportional to the binary-data-signal clock rate. The oscillator is in a phase-lock loop including a phase detector supplied with the reference signal having a frequency proportional to the clock rate of the binary data signal.
REFERENCES:
patent: 3238462 (1966-03-01), Ballard
Layer Jay W.
Olevsky Benjamin
Zerschling Keith L.
Brown Robert W.
Ford Motor Company
Pitts Harold I.
LandOfFree
Variable rate clock signal recovery circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variable rate clock signal recovery circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable rate clock signal recovery circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-907448