Static information storage and retrieval – Floating gate – Multiple values
Reexamination Certificate
2006-03-28
2006-03-28
Phung, Anh (Department: 2824)
Static information storage and retrieval
Floating gate
Multiple values
C365S185180, C365S185330
Reexamination Certificate
active
07020017
ABSTRACT:
Systems and methods in accordance with various embodiments can provide for reduced program disturb in non-volatile semiconductor memory. In one embodiment, select memory cells such as those connected to a last word line of a NAND string are programmed using one or more program verify levels or voltages that are different than a corresponding level used to program other cells or word lines. One exemplary embodiment includes using a lower threshold voltage verify level for select physical states when programming the last word line to be programmed for a string during a program operation. Another embodiment includes applying a lower program voltage to program memory cells of the last word line to select physical states. Additional read levels are established for reading the states programmed using lower verify levels in some exemplary implementations. A second program voltage step size that is larger than a nominal step size is used in one embodiment when programming select memory cells or word lines, such as the last word line to be programmed for a NAND string.
REFERENCES:
patent: 5532962 (1996-07-01), Auclair et al.
patent: 5539690 (1996-07-01), Talreja et al.
patent: 5657332 (1997-08-01), Auclair et al.
patent: 5862074 (1999-01-01), Park
patent: 5943260 (1999-08-01), Hirakawa
patent: 6044019 (2000-03-01), Cernea et al.
patent: 6154157 (2000-11-01), Wong
patent: 6160739 (2000-12-01), Wong
patent: 6175522 (2001-01-01), Fang
patent: 6181599 (2001-01-01), Gongwer
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6285593 (2001-09-01), Wong
patent: 6345000 (2002-02-01), Wong et al.
patent: 6456528 (2002-09-01), Chen
patent: 6462988 (2002-10-01), Harari
patent: 6504762 (2003-01-01), Harari
patent: 6522580 (2003-02-01), Chen et al.
patent: 6532556 (2003-03-01), Wong et al.
patent: 6542407 (2003-04-01), Chen et al.
patent: 6570785 (2003-05-01), Mangan et al.
patent: 6570790 (2003-05-01), Harari
patent: 6643188 (2003-11-01), Tanaka et al.
patent: 6717847 (2004-04-01), Chen
patent: 6717851 (2004-04-01), Mangan et al.
patent: 6760068 (2004-07-01), Petropoulos et al.
patent: 6771536 (2004-08-01), Li et al.
patent: 6781877 (2004-08-01), Cernea et al.
patent: 6888758 (2005-05-01), Hemink et al.
patent: 2002/0051383 (2002-05-01), Mangan et al.
patent: 2003/0112663 (2003-06-01), Quader et al.
patent: 2003/0128586 (2003-07-01), Chen et al.
patent: 2003/0137888 (2003-07-01), Chen et al.
patent: 2003/0218920 (2003-11-01), Harari
patent: 2004/0012998 (2004-01-01), Chien et al.
patent: 2004/0027865 (2004-02-01), Mangan et al.
patent: 2004/0042270 (2004-03-01), Huang et al.
patent: 2004/0047182 (2004-03-01), Cernea et al.
patent: 2004/0079988 (2004-04-01), Harari
patent: 2004/0156241 (2004-08-01), Mokhlesi et al.
patent: 2004/0179404 (2004-09-01), Quader et al.
patent: 2004/0190337 (2004-09-01), Chen
patent: 1271553 (2003-01-01), None
Chen Jian
Wang Chi-Ming
Nguyen Dang T.
Phung Anh
Sandisk Corporation
Vierra Magen Marcus Harmon & DeNiro LLP
LandOfFree
Variable programming of non-volatile memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variable programming of non-volatile memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable programming of non-volatile memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3578213